lexano has quit [Ping timeout: 245 seconds]
dj_pi has joined ##openfpga
gsi__ has joined ##openfpga
lexano has joined ##openfpga
gsi_ has quit [Ping timeout: 246 seconds]
azonenberg_work has quit [Ping timeout: 250 seconds]
fr2 has quit [Ping timeout: 252 seconds]
lexano has quit [Ping timeout: 272 seconds]
lexano has joined ##openfpga
vonnieda has joined ##openfpga
vonnieda has quit [Quit: My MacBook Pro has gone to sleep. ZZZzzz…]
vonnieda has joined ##openfpga
Ellied has joined ##openfpga
flea86 has joined ##openfpga
_whitelogger has joined ##openfpga
dj_pi has quit [Ping timeout: 272 seconds]
genii has quit [Remote host closed the connection]
dj_pi has joined ##openfpga
_whitelogger has joined ##openfpga
dh73 has joined ##openfpga
mkdir has joined ##openfpga
<mkdir> hi whitequark
dh73 has quit [Remote host closed the connection]
<sorear> ??
<mkdir> you're not whitey
<mkdir> do you have icestorm running on Mac by chance?
<mkdir> or does anyone?
mkdir has quit [Remote host closed the connection]
rohitksingh_work has joined ##openfpga
Xark has quit [Ping timeout: 268 seconds]
Xark has joined ##openfpga
<whitequark> i don't touch macs
<whitequark> too much effort to get work done
Jybz has joined ##openfpga
kmehall has quit [Remote host closed the connection]
kmehall has joined ##openfpga
gsi__ is now known as gsi_
dj_pi has quit [Ping timeout: 258 seconds]
jcreedon has quit [Quit: Ping timeout (120 seconds)]
vonnieda has quit [Quit: Textual IRC Client: www.textualapp.com]
jcreedon has joined ##openfpga
Miyu has joined ##openfpga
Dolu1 has joined ##openfpga
Miyu has quit [Ping timeout: 252 seconds]
m4ssi has joined ##openfpga
Dolu1 has quit [Remote host closed the connection]
kmehall has quit [Ping timeout: 276 seconds]
kmehall has joined ##openfpga
jcreedon1 has joined ##openfpga
jcreedon has quit [Read error: Connection reset by peer]
AndrevS has joined ##openfpga
jcreedon1 has quit [Ping timeout: 245 seconds]
jcreedon1 has joined ##openfpga
awygle has quit [Ping timeout: 276 seconds]
awygle has joined ##openfpga
Dolu1 has joined ##openfpga
jcreedon15 has joined ##openfpga
awygle has quit [Ping timeout: 252 seconds]
jcreedon1 has quit [Ping timeout: 272 seconds]
awygle has joined ##openfpga
awygle has quit [Quit: No Ping reply in 180 seconds.]
awygle has joined ##openfpga
focus has joined ##openfpga
<focus> Hi guys :)
<daveshah> Hi!
<focus> I don't know enough about FPGAs to make a difference but desperately keen to understand the scene
<focus> I am on a mad mad quest to develop a Digital Quantum Computer :)
<focus> Hi Dave Shah - seen so many of your videos :)
<focus> I'm electronics engineer - so I know a few things except FPGA :(
<focus> I seen videos of clifford wolf and a few on status of nextpnr etc
<focus> I have to force myself to learn FPGA - so I settled on ECP5
<focus> I have downloaded the KiCAD board created by Croatian group - but not sure if I can buy it
<daveshah> They have done batches in the past
<daveshah> goran-mahovlic_: ^
<focus> I have friends in China who can make this board if no one has any in stock :)
<focus> More interesting for me would be to modify it to fit the Hypercube shape https://hellosemi.com/hypercube/pmwiki.php?n=Main.OpenSourceBoards
<focus> and then release it as compatible board
<focus> So some quick fire questions (forgive my ignorance in many areas):
<focus> 1. Is there a programmer for the ECP5?
<focus> 2. Will the IDE/compilers run on Linux?
<focus> 3. Is the ECP5 open source software ready / nearly ready or too difficult to use immediately?
<daveshah> 1. There is an official programmer, anything supported by OpenOCD will work as the tools can create an svf file (most people use something FTDI based)
<daveshah> 2. The vendor tools support Linux, and Linux is the primary platform for the open source tools (Windows and OS X are supported too but less well used)
<focus> (I want to avoid using proprietary tools - if the Digital Quantum Computer works, I don't want its main architecture patent locked)
<daveshah> 3. Depends on the application, it is almost feature complete now. Whether or not it is easy to use depends on what your background is (if you like a Makefile based flow then it is probably easier to approach than the proprietary tools, if you are coming from a GUI/conventional EDA world then GUIs win)
<focus> daveshah - brilliant 1 + 3, I can understand and manage
<focus> Makefiles ok
<daveshah> There is an example of how the open flow works here: https://github.com/SymbiFlow/prjtrellis/blob/master/examples/ecp5_evn/Makefile
<focus> 4. Verilog is 'fine' but really I want something like python that outputs verilog. What is the state of that python library for creating verilog that will work with ECP5?
<daveshah> You probably want to be using nMigen
<daveshah> This is exactly what you describe - a Python framework for creating Verilog (that avoids many of Verilog's pitfalls)
<whitequark> with ECP5 and nMigen you don't even need Verilog in the middle
<focus> oo! nMigen it is https://github.com/m-labs/nmigen :)
<whitequark> it plugs directly into FOSS toolchain
<focus> wondeful!
<daveshah> I believe it does build automation now too for ECP5 (correct me if I'm wrong)
<whitequark> it dose.
<whitequark> *does
<whitequark> there is no nmigen board file for ulx3s though (yet?)
<focus> Thank you very much David, whitequark, I now go and spend the rest of the day researching these tools
<focus> I'll also look at getting some boards made by my China friend
<focus> All to be released open sourced :)
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 246 seconds]
focus has quit [Quit: Leaving]
Asu has joined ##openfpga
Asu` has joined ##openfpga
Asu has quit [Ping timeout: 272 seconds]
Dolu1 has quit [Remote host closed the connection]
rohitksingh_work has quit [Read error: Connection reset by peer]
dj_pi has joined ##openfpga
lexano has quit [Ping timeout: 248 seconds]
lexano has joined ##openfpga
Asu has joined ##openfpga
Asu` has quit [Ping timeout: 258 seconds]
dj_pi has quit [Ping timeout: 248 seconds]
flea86 has quit [Quit: Goodbye and thanks for all the dirty sand ;-)]
genii has joined ##openfpga
dj_pi has joined ##openfpga
dj_pi has quit [Ping timeout: 246 seconds]
dh73 has joined ##openfpga
Miyu has joined ##openfpga
rohitksingh has joined ##openfpga
m4ssi has quit [Remote host closed the connection]
<_whitenotifier-3> [whitequark/Boneless-CPU] whitequark pushed 3 commits to master [+0/-0/±3] https://git.io/fjPnC
<_whitenotifier-3> [whitequark/Boneless-CPU] whitequark db09d38 - gateware.decoder_v3: disassemble instruction in signal decoder.
<_whitenotifier-3> [whitequark/Boneless-CPU] whitequark c0a6808 - gateware.core_v3: add a signal, active when an instruction is done.
<_whitenotifier-3> [whitequark/Boneless-CPU] whitequark 5dd020b - gateware.core_v3: allow changing reset PC and W.
<felix_> daveshah: the ft600 series has an integrated ft32 microcontroller and flash. you can unlock the dfu interface with this tool https://github.com/florolf/ft60x-authenticate haven't looked at the firmware yet; last time i wanted to do that, ida didn't have ft32 support
<whitequark> what's ft32?
<whitequark> oh. huh. ftdi micro.
<felix_> ftdi's own 32 bit microcontroller
lutsabound has joined ##openfpga
<daveshah> How many MCU cores do FTDI have?
<daveshah> They had some 16 bit core in the past
<felix_> most of the information about that architecture i could find was in gcc https://github.com/gcc-mirror/gcc/blob/master/gcc/config/ft32/ft32.md
<davidc__> I don't really get why they made the FT3xx parts
<davidc__> seems like any other generic micro
<tnt> davidc__: Well, it looks to be much easier to use than a FX3 for instance. By default you get something that "just works" as a usb3 data pipe. (that's the goal at least, I never used them, so no idea how much they succeeded in that).
<whitequark> fx3 desperately needs a good BSP
<whitequark> there's a proof of concept, yes
<davidc__> er, sorry, FT93x
<whitequark> oh
<tnt> Oh, I had no idea thoses even existed :p
<tnt> and I was way off too ... FT6xx was what I was thinking about.
<davidc__> I found the FT93x from the FT6xx discussion, same core apparently
<tnt> yup
<_whitenotifier-3> [whitequark/Boneless-CPU] whitequark pushed 3 commits to master [+0/-0/±5] https://git.io/fjPch
<_whitenotifier-3> [whitequark/Boneless-CPU] whitequark 0d14405 - arch.instr_v3: positive immediates with sign bit set can be legal.
<_whitenotifier-3> [whitequark/Boneless-CPU] whitequark 108f440 - gateware.core_v3: fix staging error for A+I calculation.
<_whitenotifier-3> [whitequark/Boneless-CPU] whitequark 2bcbfda - gateware.decoder_v3: fix immediate width of instruction after EXTI.
rohitksingh has quit [Ping timeout: 245 seconds]
rohitksingh has joined ##openfpga
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 246 seconds]
dh73 has quit [Remote host closed the connection]
dh73 has joined ##openfpga
lutsabound has quit [Quit: Connection closed for inactivity]
Miyu has quit [Ping timeout: 268 seconds]
azonenberg_work has joined ##openfpga
Jybz has quit [Quit: Konversation terminated!]
dh73 has quit [Remote host closed the connection]
mumptai has joined ##openfpga
dh73 has joined ##openfpga
vonnieda has joined ##openfpga
AndrevS has quit [Remote host closed the connection]
<tnt> btw, anyone here planning on being at the ccc camp in aug ?
mumptai has quit [Quit: Verlassend]
<gruetzkopf> sure!
<gruetzkopf> at least 10 people in this userlist are definitly attending, me included
Bike has joined ##openfpga
wpwrak has quit [Ping timeout: 245 seconds]
Asu has quit [Quit: Konversation terminated!]
wpwrak has joined ##openfpga
vonnieda has quit [Quit: My MacBook Pro has gone to sleep. ZZZzzz…]
dh73 has quit [Ping timeout: 260 seconds]