ChanServ changed the topic of ##yamahasynths to: Channel dedicated to questions and discussion of Yamaha FM Synthesizer internals and corresponding REing. Discussion of synthesis methods similar to the Yamaha line of chips, Sound Blasters + clones, PCM chips like RF5C68, and CD theory of operation are also on-topic. Channel logs: https://freenode.irclog.whitequark.org/~h~yamahasynths
<m4t>
the leads look fresh, ime it's pretty obvious when they've been retinned
<andlabs>
do people even still make clone chips, btw
<andlabs>
or does EVERYONE try to lie to you now
<whitequark>
i have like 1 yamaha chip with real datecode
<whitequark>
but i don't think i found any fake dice yet
Xyz_39808 has quit [Ping timeout: 248 seconds]
andlabs has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
andlabs has joined ##yamahasynths
andlabs has quit [Ping timeout: 268 seconds]
andlabs has joined ##yamahasynths
Xyz_39808 has joined ##yamahasynths
andlabs has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
Xyz_39808 has quit [Read error: Connection reset by peer]
andlabs has joined ##yamahasynths
<Lord_Nightmare>
the hc55516 A cell has me completely stumped
<Lord_Nightmare>
i've figured out what a few parts of it do, but not the whole thing
<Lord_Nightmare>
if you label the "pins" of the cell on the top row of the ic (so VCC is on the bottom and gnd is on the top) from right to left, A X B C Y, i can tell that A, B and C are inputs, X is an output, and Y I think is a very beefy output with a gigantic set of FETS, to drive an R2R dac
<Lord_Nightmare>
I believe based on the way the bits are connected together that A is a clock, X is a carry or borrow out, B is carry or borrow in, C i have no idea, and Y is data out
Xyz_39808 has joined ##yamahasynths
<cr1901_modern>
Lord_Nightmare: Have you been drawing a schematic in schemeit or spice or on pen and paper to keep track?
<cr1901_modern>
This is what I'd do in this situation
<cr1901_modern>
Also, guess who just got another mail for a certain Verilog dump?!
<Lord_Nightmare>
there's no netlist or standard schematic, just the svg
<Lord_Nightmare>
which is covered with layers of notes
<cr1901_modern>
The SVG is the vectorization, correct?
<Lord_Nightmare>
svg is a jpg (actually its 2 jpgs now) embedded in an svg with many laters of notes on top, including some very crude tracing but not done as proper polygons
Xyz_39808 has quit [Ping timeout: 260 seconds]
Xyz_39808 has joined ##yamahasynths
SceneCAT has quit [Quit: *Mreow*]
andlabs has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
SceneCAT has joined ##yamahasynths
andlabs has joined ##yamahasynths
andlabs has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
andlabs has joined ##yamahasynths
Xyz_39808 has quit [Ping timeout: 245 seconds]
andlabs has quit [Ping timeout: 265 seconds]
andlabs has joined ##yamahasynths
andlabs has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
andlabs has joined ##yamahasynths
Xyz_39808 has joined ##yamahasynths
<ValleyBell>
Sarayan: I did a bit more research on the CM-32P sample format today.
<ValleyBell>
As it turns out, my convert was still wrong.
<ValleyBell>
It's not only using a logarithmic scale, but it's also Delta-PCM.
<ValleyBell>
I verified that using a few 96 KHz recordings from my U-110.
<Sarayan>
VB: Oh cute
<cr1901_modern>
I read "VB" and my brain first associated it with Virtual Boy, then an Australian beer that no one likes, and then and _only_ then did I realize it meant ValleyBell
<cr1901_modern>
>It is one of the best selling beers in Australia.
<cr1901_modern>
See? Nobody likes it! :)
<andlabs>
visual basic
<cr1901_modern>
good point
Xyz_39808 has quit [Write error: Connection reset by peer]
andlabs has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]