#litex on 2020-07-28 — irc logs at freenode.irclog.whitequark.org

2020-02-07 11:13 _florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex

00:00 tpb has quit [Remote host closed the connection]

00:00 tpb has joined #litex

00:23 danielyou has quit [Ping timeout: 245 seconds]

00:51 mithro has quit [Ping timeout: 240 seconds]

00:54 mithro has joined #litex

00:56 Degi has quit [Ping timeout: 265 seconds]

00:57 Degi has joined #litex

02:26 jaseg has quit [Ping timeout: 244 seconds]

02:29 jaseg has joined #litex

03:11 _whitelogger has joined #litex

05:00 kgugala_ has joined #litex

05:03 kgugala has quit [Ping timeout: 264 seconds]

05:26 _whitelogger has joined #litex

05:44 _whitelogger has joined #litex

06:23 _whitelogger has joined #litex

07:06 jeanthom has joined #litex

07:07 kgugala_ has quit [Read error: Connection reset by peer]

07:08 kgugala has joined #litex

08:19 kgugala_ has joined #litex

08:21 jeanthom has quit [Ping timeout: 260 seconds]

08:21 kgugala has quit [Ping timeout: 240 seconds]

08:25 <pepijndevos> That makes a lot of sense. <3 OpenFPGALoader

08:26 <pepijndevos> maybe that'll be my first PR to litex then... once I get stuff to work.

08:32 kgugala has joined #litex

08:34 kgugala_ has quit [Ping timeout: 240 seconds]

09:42 jeanthom has joined #litex

10:36 kgugala_ has joined #litex

10:37 kgugala__ has joined #litex

10:38 kgugala has quit [Ping timeout: 246 seconds]

10:38 kgugala has joined #litex

10:40 kgugala_ has quit [Ping timeout: 240 seconds]

10:42 kgugala__ has quit [Ping timeout: 256 seconds]

10:56 kgugala has quit [Read error: Connection reset by peer]

10:57 kgugala has joined #litex

12:50 <futarisIRCcloud> https://arstechnica.com/gaming/2020/07/analogue-pockets-fpga-fueled-features-revealed-200-pre-order-on-aug-3/

12:50 <tpb> Title: Analogue Pocket’s FPGA-fueled features revealed: $200 pre-order on Aug. 3 | Ars Technica (at arstechnica.com)

12:53 <jeanthom> Altera Cyclone V FPGA with 49,000 logic elements & 3.4Mb BRAM + Altera Cyclone 10 with 15,000 logic elements?

12:54 <jeanthom> why do they have two FPGAs?

12:54 <jeanthom> one serves as an OSD and loads the bitstream for the bigger one off an SD card or similar?

12:56 somlo has quit [Remote host closed the connection]

13:10 somlo has joined #litex

13:45 jeanthom has quit [Read error: Connection reset by peer]

13:45 jeanthom has joined #litex

17:24 CarlFK has quit [Read error: Connection reset by peer]

17:29 CarlFK has joined #litex

17:42 jeanthom has quit [Ping timeout: 265 seconds]

18:38 jeanthom has joined #litex

20:06 kgugala has quit [Quit: -a- Connection Timed Out]

20:06 kgugala has joined #litex

21:26 m4ssi has joined #litex

21:45 jeanthom has quit [Ping timeout: 264 seconds]

21:55 m4ssi has quit [Remote host closed the connection]

22:43 jeanthom has joined #litex

22:48 jeanthom has quit [Ping timeout: 244 seconds]

23:20 dkozel has quit [Ping timeout: 260 seconds]

23:20 dkozel has joined #litex

23:31 lf_ has quit [Ping timeout: 260 seconds]

23:31 lf has joined #litex

23:42 dnaielyou has joined #litex

23:43 dnaielyou is now known as danielyou