_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
<futarisIRCcloud> dkozel: The Vivado and Android stuff looks interesting. https://twitter.com/derekkozel/status/1276861144519585793
Degi has quit [Ping timeout: 246 seconds]
Degi has joined #litex
jaseg has quit [Ping timeout: 244 seconds]
jaseg has joined #litex
st-gourichon-fid has joined #litex
acathla has quit [Ping timeout: 256 seconds]
st-gourichon-fid has quit [Ping timeout: 272 seconds]
kgugala_ has joined #litex
kgugala has quit [Ping timeout: 265 seconds]
acathla has joined #litex
kgugala has joined #litex
kgugala_ has quit [Ping timeout: 264 seconds]
st-gourichon-fid has joined #litex
acathla has quit [Changing host]
acathla has joined #litex
gregdavill has joined #litex
<gregdavill> I've got an interesting bug, on the OrnageCrab I'm creating an SoC with LiteDRAM. If I load the same design to my board over JTAG it only passes the DDR3 init and memtest maybe 1/2 the time.
lf has quit [Ping timeout: 260 seconds]
<tnt> gregdavill: something missing proper reset or not waiting for pll lock or something like that ?
<gregdavill> That's what I'm thinking. I'm looking through the clock/reset logic.
<gregdavill> The ECP5 also has some soft logic needed to sync up phase of the sclk and eclk signals.
gregdavill has quit [Quit: Leaving]
<_florent_> scanakci: hi, yes sure, please create a PR for BlackParrot, i could see how to do to also clone basejump_stl with the blackparrot pythondata
<_florent_> gregdavill: i also have a similar issue this week when testing doing tests with the Trellisboard, but haven't been able to look at it yet
m4ssi has joined #litex
FFY00 has quit [Quit: dd if=/dev/urandom of=/dev/sda]
FFY00 has joined #litex
m4ssi has quit [Remote host closed the connection]
<somlo> _florent_: litex-hub/linux/litex-[vexriscv|rocket]-rebase branches are now updated to 5.8.0-rc2 (and ethernet & spi-sdcard still work with rocket)
<somlo> _florent_, benh: speaking of spi-sdcard, a bare-metal copy of boot.bin from sdcard to dram takes 10 seconds, whereas dd-ing the same file from /dev/mmcblk0p1 (mounted as /mnt) to /dev/null takes 9 minutes.
<somlo> _florent_, benh: I'm going to dig through the spi and mmc layers to see if I can spot any bottlenecks
<somlo> _florent_, benh: but before I go down that road, is it completely unreasonable that adding all the layers (spi, mmc, the linux vfs layer, etc.) on a cpu running at 60 MHz might just add enough overhead to explain a significant portion of that discrepancy ?
lf has joined #litex
<_florent_> somlo: thanks for updating the branches, i'll continue working on LiteSDCard next week and also want to do tests with Linux and spisdcard.
<_florent_> the spisdcard in Linux should probably be faster, what really makes a difference is optimizing the block transfers functions:
<tpb> Title: litex/spisdcard.c at master · enjoy-digital/litex · GitHub (at github.com)
<_florent_> but not sure it's easy to do by reusing the SPI MMC linux driver directly
kgugala has quit [Read error: Connection reset by peer]
kgugala has joined #litex
<dkozel> futarisIRCcloud: The Android work is really good. The Vivado piece was nice but pretty standard.
Skip has joined #litex
st-gourichon-fid has quit [Ping timeout: 240 seconds]
Skip has quit [Remote host closed the connection]
lf has quit [Ping timeout: 260 seconds]
lf has joined #litex