st-gourichon-fid has quit [Ping timeout: 260 seconds]
<benh_>
somlo: allright, going to look at that .data section issue now
st-gourichon-fid has joined #litex
<benh_>
somlo: so your "test" works in sim... I assume the "ROM" is really a RAM ?
<benh_>
ah no I see
st-gourichon-fid has quit [Ping timeout: 260 seconds]
lambda has quit [Quit: WeeChat 2.8]
st-gourichon-fid has joined #litex
lambda has joined #litex
st-gourichon-fid has quit [Ping timeout: 272 seconds]
st-gourichon-fid has joined #litex
<somlo>
benh: don't know what sim used to do before 05d4756e, but on fpga .data really was read-only
<somlo>
but after 05d4756e I added a printout of the initial global .data value (before attempting to change it)
<somlo>
and instead of the actual value you got 0 (both on fpga and in sim), unless you successfully initialized .data by copying it from rom
<somlo>
but I'm guessing you already figured that out, this is just in case anyone else is wondering :)
<zyp>
it doesn't really matter whether it's read only or writable, if you want to be able to reset the cpu without reloading the entire fpga, you need to reload .data with initial values
<benh_>
somlo: nah I misread the test output
<benh_>
it was broken on sim ... I sent a PR for the fix
<benh_>
zyp: oh absolutely, I was wondering mostly why it worked without any fix... it's just that we don't seem to rely much on initialized data so far, we got lucky
<benh_>
we were also missing a .toc in the ld script
<zyp>
yeah
spacekookie has quit [Quit: **aggressive swooshing**]
spacekookie has joined #litex
Skip has joined #litex
[Matt]_ is now known as [Matt]
Skip has quit [Excess Flood]
st-gourichon-fid has quit [Ping timeout: 265 seconds]
somlo has quit [Ping timeout: 265 seconds]
somlo has joined #litex
somlo has quit [Remote host closed the connection]