_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
st-gourichon-fid has quit [Ping timeout: 265 seconds]
st-gourichon-fid has joined #litex
bunnie has quit [Ping timeout: 246 seconds]
xobs has quit [Ping timeout: 246 seconds]
CarlFK[m] has quit [Ping timeout: 246 seconds]
bunnie has joined #litex
xobs has joined #litex
CarlFK[m] has joined #litex
simeonm has quit [Ping timeout: 246 seconds]
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
lambda has quit [Ping timeout: 260 seconds]
lambda has joined #litex
simeonm has joined #litex
lambda has quit [Ping timeout: 246 seconds]
Degi has quit [Ping timeout: 256 seconds]
Degi has joined #litex
lambda has joined #litex
CarlFK has joined #litex
peeps[zen] has joined #litex
peepsalot has quit [Ping timeout: 265 seconds]
peeps[zen] is now known as peepsalot
futarisIRCcloud has joined #litex
<tpb> Title: litex/nexys4ddr.py at master · enjoy-digital/litex · GitHub (at github.com)
<somlo> one of those should be `args.with_sdcard` (without the `spi` part)
<_florent_> somlo: thanks, that's fixed
Skip has joined #litex
scanakci has quit [Quit: Connection closed for inactivity]
<somlo> anybody successfully built a mor1kx based soc on a nexys4ddr recently?
<somlo> and I mean *LiteX* soc, preferably from current upstream :)
<_florent_> somlo: on my side i only tested it with lxsim recently, but could do the test tomorrow on the nexys4ddr
<_florent_> somlo: is lxsim --cpu-type=mor1kx working?
<somlo> _florent_: `lxsim` doesn't work directly, but `litex/litex/tools/litex_sim.py --cpu-type=mor1kx` gets me all the way to a bios prompt. I can't actually interact with it (nothing happens when I type stuff into it), but that's further than I get on the fpga
<somlo> typing works when I use vexriscv instead of mor1kx, btw (in sim)
<_florent_> ok, i'll do the test tomorrow
<CarlFK> bunnie: kgugala_ can someone get me a netv2 bitstream with some easy to verify behavior so I can figure out if my pi loading system here is working?
<tpb> Title: netv2-fpga/production-images at master · AlphamaxMedia/netv2-fpga · GitHub (at github.com)
<bunnie> this has the production bitstream images, assuming you have the 35T version, use user-35.bit
<bunnie> if you load it, the green LED near the TX port should flash
<CarlFK> perfect
<bunnie> this LED will flash even if there is no firmware to load, it's tied to a hardware counter that divides down the crystal directly.
<CarlFK> bunnie: well... the led is already flashing. so .. about all this tells me is my attempts at loading kgugala_'s is failing. which I kinda guessed
<CarlFK> do you have something handy that doesn't flash the led?
<bunnie> the LED is already flashing?
<CarlFK> yes. I'm guessing is was shipped that way
<bunnie> oh right, because of the default bitstream already on the board
<bunnie> ah yah here's a way
<bunnie> on your board there is an ethernet connector
<bunnie> just north of it, to the right of the "PROG" button
<bunnie> there is a depopulated header that says "JTAG MODE" on it
<bunnie> jam a pair of tweezers in that, and hit the PROG button
<CarlFK> while it is powered?
<bunnie> you should see the LEDs go to a sort of dim-orange state as the FPGA GPIOs all go into tri-state and stays in an unprogrammed state waiting for a JTAG bitstream
<CarlFK> yes
<bunnie> yah, you can do it while it's powered on
<bunnie> punching the PROG button should make the FPGA latch the JTAG MODE pins and go into the wait-for-bitstream state
<bunnie> yah i just tried it here and that works
<CarlFK> bunnie: /home/pi/AlphamaxMedia/netv2-fpga/production-images/user-35.bit:4143: Error: unmatched "["
<CarlFK> (pastbin off all the things coming up...
<bunnie> not sure what is producing this error?
<bunnie> is this the output of openocd or some shell script?
<CarlFK> https://paste.debian.net/1149450/ sudo ~/AlphamaxMedia/openocd/src/openocd -f ~/AlphamaxMedia/netv2-fpga/production-images/user-35.bit
<tpb> Title: debian Pastezone (at paste.debian.net)
<CarlFK> doh..neever mind
<CarlFK> I see my probelm
<bunnie> ah yep
<CarlFK> success!
<CarlFK> light off, light on.
<bunnie> great!
<bunnie> every journey of a million lines of code start with the blinking LED 🙂
<CarlFK> new angle of "turn it off and on again"
<CarlFK> bunnie: do you have some time to test this, tell us if it enumerates as a pci device? https://github.com/antmicro/netv2/tree/v4l2
<tpb> Title: GitHub - antmicro/netv2 at v4l2 (at github.com)
<bunnie> unfortunately, i don't have a convenient setup to test PCI at the moment.
<CarlFK> k
<bunnie> one small gotcha -- you want to make sure you are specifying the correct bitstream loading mode if you're doing PCI. you have like...some 100ms or so...to respond to enumeration on boot. if you go with default bitstream generation options, the FPGA can take too long and it will fail to enumerate because of that delay
<bunnie> the tolerance to this delay depends on the system
<bunnie> so some people might see it, others might not
<bunnie> but this was a driving factor behind the choice of the SPI part, to make sure it could support a config mode that can roughly meet that timing requirement
<CarlFK> bunnie: oh right. also.. I forgot to flash while the linux box was at grub.
<CarlFK> I was doing that, and ... at some point fogot I needed to do that :p
<CarlFK> bunnie: for you todo list: pi 4.
<CarlFK> openocd says "loaded file top.bit..." but it didn't make the led flash
<CarlFK> so I'll stop using my pi 4. pi everywhere.
<bunnie> yah the pi 4 probably has a different "timing coefficient" required in the .cfg file
<CarlFK> more success!!! lspci 02:00.0 Memory controller: Xilinx Corporation Device 7021
<CarlFK> kgugala_: woo!!! ^^^
<bunnie> woohoo!
<bunnie> gratz
<CarlFK> :D
<kgugala_> yaay
scanakci has joined #litex
<CarlFK> ok, onto Building and loading kernel module:
<CarlFK> kgugala_: why does this need IP/username ?
<kgugala_> the instructions assumed that the test PC is different than the one you work on
<kgugala_> when we were developing the FPGA gateware and drivers it was not so stable
<kgugala_> so testing on a different machine was a natural choice
<CarlFK> got it
<CarlFK> kgugala_: kinda success - gst is displaying a skewed image of my pi
* CarlFK[m] uploaded an image: 20200528_164050_502530674672938939.jpg (4286KB) < https://matrix.org/_matrix/media/r0/download/matrix.org/JXqoNZszEnAsaDvAvzJeOXkc >
captain_morgan has quit [Read error: Connection reset by peer]
captain_morgan has joined #litex
<CarlFK> kgugala_: at a minimum, can you make the default localhost/$USER
<CarlFK> and do you think the remote stuff is still needed?
<awordnot> got my CLE-215 up and running (with the world's worst JTAG cable) :D https://imgur.com/a/Aar75hL
<tpb> Title: Imgur: The magic of the Internet (at imgur.com)
<awordnot> next step: play with litepcie
<CarlFK> kgugala_: how do I connect to the console?
<futarisIRCcloud> awordnot: It's not the worst JTAG cable. Poor's man programmer for FOMU: https://github.com/im-tomu/fomu-hardware/tree/master/hacker
<tpb> Title: fomu-hardware/hacker at master · im-tomu/fomu-hardware · GitHub (at github.com)
<awordnot> futarisIRCcloud: ha, I stand corrected!
<awordnot> that is delightfully terrible