sb0 changed the topic of #m-labs to: https://m-labs.hk :: Logs http://irclog.whitequark.org/m-labs :: Due to spam bots, only registered users can talk. See: https://freenode.net/kb/answer/registration
_whitelogger has joined #m-labs
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1138: > conda create -n "any_env_name" -c mlabs artiq... https://github.com/m-labs/artiq/issues/1138#issuecomment-414524172
balrog has quit [Quit: Bye]
balrog has joined #m-labs
rohitksingh_work has joined #m-labs
balrog has quit [Remote host closed the connection]
<GitHub-m-labs> [artiq] whitequark commented on issue #948: @jordens Here's one interesting, if ... unusual... option: Windows SEH.... https://github.com/m-labs/artiq/issues/948#issuecomment-414542325
balrog has joined #m-labs
_whitelogger has joined #m-labs
balrog has quit [Remote host closed the connection]
balrog has joined #m-labs
rohitksingh_work has quit [Read error: Connection reset by peer]
rohitksingh_work has joined #m-labs
rohitksingh_work has quit [Quit: Leaving.]
rohitksingh_work has joined #m-labs
<GitHub-m-labs> [artiq] jordens commented on issue #948: Before we try that I think we should look into where those 11 ms are actually spent. Maybe there are lower hanging fruit. https://github.com/m-labs/artiq/issues/948#issuecomment-414557842
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: Also, is there an easy-enough way we can disconnect SYSREF for both DACs from the HMC7043, and connect them to the FPGA directly? That certainly will work for 600MHz and perhaps 2000MHz since the FPGA IOs are advertised to support 2133Mbps DDR4. Note that DDR4 uses source-synchronous clocking with DQS, and they probably have a lower-noise clocking path inside the
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: Also, is there an easy-enough way we can disconnect SYSREF for both DACs from the HMC7043, and connect them to the FPGA directly, in a HP bank? That certainly will work for 600MHz and perhaps 2000MHz since the FPGA IOs are advertised to support 2133Mbps DDR4. Note that DDR4 uses source-synchronous clocking with DQS, and they probably have a lower-noise clocking pa
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: Also, is there an easy-enough way we can disconnect SYSREF for both DACs from the HMC7043, and connect them to the FPGA directly, in a HP bank? That certainly will work for 600MHz and perhaps 2000MHz since the FPGA IOs are advertised to support 2133Mbps DDR4. Note that DDR4 uses source-synchronous clocking with DQS, and they probably have a lower-noise clocking pa
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: Also, is there an easy-enough way we can disconnect SYSREF for both DACs from the HMC7043, and connect them to the FPGA directly, in a HP bank? That certainly will work for 600MHz and perhaps 2000MHz since the FPGA IOs are advertised to support 2133Mbps DDR4. Note that DDR4 uses source-synchronous clocking with DQS, and they probably have a lower-noise clocking pa
<GitHub-m-labs> [artiq] hartytp commented on issue #1129: @sbourdeauducq that might well work, but I’m still a bit concerned with how far the gateware design from ARTIQ is diverging from the way that *everyone* else does this and turning into a NIH reinvention of the wheel.... https://github.com/m-labs/artiq/issues/1129#issuecomment-414580481
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: > Then let it take care of all the synchronisation issues internally.... https://github.com/m-labs/artiq/issues/1129#issuecomment-414583428
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: The only drawback that I see with the FPGA technique is PVT skew/jitter issues that can become problematic at high sample rates and may require the use of that trashy "native" I/O block to mitigate. Not "NIH". https://github.com/m-labs/artiq/issues/1129#issuecomment-414584087
Zombie24 has joined #m-labs
Zombie24 has quit [Remote host closed the connection]
rohitksingh_wor1 has joined #m-labs
rohitksingh_work has quit [Ping timeout: 272 seconds]
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: > Then let it take care of all the synchronisation issues internally.... https://github.com/m-labs/artiq/issues/1129#issuecomment-414583428
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: > Then let it take care of all the synchronisation issues internally.... https://github.com/m-labs/artiq/issues/1129#issuecomment-414583428
rqou has quit [Remote host closed the connection]
rqou has joined #m-labs
to has joined #m-labs
to is now known as Guest95873
Guest95873 has quit [Remote host closed the connection]
rohitksingh_wor1 has quit [Quit: Leaving.]
<GitHub-m-labs> [migen] sbourdeauducq pushed 1 new commit to master: https://github.com/m-labs/migen/commit/a6082d56ccc615229bd3b5205f5b7207c14dca01
<GitHub-m-labs> migen/master a6082d5 Daniel Kucera: added support for qm_xc6slx16_sdram
_whitelogger has joined #m-labs
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: > The 7044 does take care of all of that with just a simple trigger that has to meet s/h on the 100MHz clock, which is easy.... https://github.com/m-labs/artiq/issues/1129#issuecomment-414628077
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: > The 7044 does take care of all of that with just a simple trigger that has to meet s/h on the 100MHz clock, which is easy.... https://github.com/m-labs/artiq/issues/1129#issuecomment-414628077
<GitHub-m-labs> [artiq] hartytp commented on issue #1129: Let’s discuss this more next week when I’m back in the office, but I’m confident we can find a good solution with the 7044 if we want to. I can also use an eval board to test as much of this as possible to make sure it will work properly.... https://github.com/m-labs/artiq/issues/1129#issuecomment-414629987
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: Sure, but what should the timing relationship be between RFSYNCIN and the input clock at the 7044 pins? Do you trust what HMC tells you, with their datasheets that show AC-coupled RFSYNCIN and tell you to read registers that return nonsense such as 0x007d?... https://github.com/m-labs/artiq/issues/1129#issuecomment-414631376
rohitksingh_work has joined #m-labs
rohitksingh_work has quit [Read error: Connection reset by peer]
nikivi0 has joined #m-labs
nikivi0 has quit [Remote host closed the connection]
rohitksingh has joined #m-labs
<GitHub-m-labs> [artiq] hartytp commented on issue #1129: Edit: I meant loop the 100MHz ref clk to the AMC, not the HMC830 output since there is no HMC830 with the HMC7044...... https://github.com/m-labs/artiq/issues/1129#issuecomment-414654440
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: I don't necessarily want to do it that way, as I pointed out the native Ultrascale I/O is also full of garbage (and so is the GTH transceiver which would be a third solution for driving SYSREF) - I'm just pointing out that the 7044 should be treated with caution. Basically there is no good option unless silicon vendors get their act together. https://github.c
rohitksingh has quit [Quit: Leaving.]
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1129: Also, SYSREF has to be aligned to the RTIO clock, which is not 100MHz. https://github.com/m-labs/artiq/issues/1129#issuecomment-414668605
ccallahan4 has joined #m-labs
ccallahan4 has quit [Killed (Unit193 (Spam is not permitted on freenode.))]
y0sh17 has joined #m-labs
y0sh17 has quit [Ping timeout: 256 seconds]
Welcome1 has joined #m-labs
Welcome1 has quit [Remote host closed the connection]
rohitksingh has joined #m-labs
PKBot18 has joined #m-labs
PKBot18 has quit [Remote host closed the connection]
balrog has quit [Ping timeout: 256 seconds]
balrog has joined #m-labs
rohitksingh has quit [Quit: Leaving.]
_florent_ has quit [*.net *.split]
kmehall has quit [*.net *.split]
_florent_ has joined #m-labs
kmehall has joined #m-labs
jfng has quit [*.net *.split]
uberardy has quit [*.net *.split]
nurelin has quit [*.net *.split]
uberardy_ has joined #m-labs
jfng has joined #m-labs
nurelin has joined #m-labs
[X-Scale] has joined #m-labs
X-Scale has quit [Ping timeout: 256 seconds]
[X-Scale] is now known as X-Scale
cjbe_ has quit [*.net *.split]
kuldeep has quit [*.net *.split]
ysionneau has quit [*.net *.split]
tmbinc1 has quit [*.net *.split]
hozer has quit [*.net *.split]
Ultrasauce has quit [*.net *.split]
jaeckel has quit [*.net *.split]
stekern has quit [*.net *.split]
stekern has joined #m-labs
tmbinc1 has joined #m-labs
ysionneau has joined #m-labs
cjbe_ has joined #m-labs
rqou_ has joined #m-labs
kuldeep has joined #m-labs
Ultrasauce has joined #m-labs
rqou has quit [Ping timeout: 256 seconds]
Gurty has quit [Ping timeout: 256 seconds]
rqou_ is now known as rqou
jaeckel has joined #m-labs
Gurty has joined #m-labs
Gurty has quit [Changing host]
Gurty has joined #m-labs
mdroid has joined #m-labs
mdroid has quit [Remote host closed the connection]
funnel17 has joined #m-labs
funnel17 has quit [Remote host closed the connection]
klx``18 has joined #m-labs
klx``18 has quit [Ping timeout: 240 seconds]