pepijndevos has quit [Quit: ZNC 1.6.6+deb1ubuntu0.2 - http://znc.in]
fdsa has joined #nmigen
lkcl has quit [Ping timeout: 240 seconds]
fdsa has quit [Quit: Connection closed]
lkcl has joined #nmigen
<anuejn>
key2: i did read that one and definitely took inspiration from it ;)
<anuejn>
(more the docs than the actual code tho)
<anuejn>
also i opted for some more abstractions (e.g. a fixed point library)
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
vnksnkr has joined #nmigen
Bertl_zZ is now known as Bertl
vnksnkr has quit [Quit: vnksnkr]
vnksnkr has joined #nmigen
bvernoux has joined #nmigen
peeps[zen] has joined #nmigen
peepsalot has quit [Ping timeout: 240 seconds]
vnksnkr has quit [Quit: vnksnkr]
chipmuenk has quit [Quit: chipmuenk]
peepsalot has joined #nmigen
peeps[zen] has quit [Ping timeout: 246 seconds]
revolve has quit [Read error: Connection reset by peer]
revolve has joined #nmigen
Bertl is now known as Bertl_oO
pepijndevos has joined #nmigen
<GenTooMan>
key2, should it not say PDM? (Pulse Domain Modulation) PWM has a fixed frequency and the width of the pulse is varied based on N. PDM is not fixed frequency and modulates the output based on the input frequency and distributes the transition average based on N. In other words the average number of 1's and 0's in the stream is the number, not the period of a 1 or 0 contiguous stream. This is own delta sigma modulation works
<GenTooMan>
(last this poor soul checked anyhow).
chipmuenk has joined #nmigen
<GenTooMan>
(sigh) own == how, don't ask why I used the word own because I don't even know.
samlittlewood has joined #nmigen
samlittlewood_ has quit [Read error: Connection reset by peer]
<vup>
GenTooMan: i think its a multi bit sigma-delta modulator feeding into PWM, so the output is actually PWM
<DX-MON>
aaa, the wife's gone and done an awesome and I'm trying to encourage her (lethalbit) to PR it.. OpenLANE support for nMigen using platforms
<Sarayan>
tbh I'm intrigued by the twitter handle ;-)
<agg>
ooh, cool
<agg>
if nothing else it would be really fun to see what some designs would hypothetically look like in silicon :p
<agg>
has she tried it with something bigger like a risc-v core?
<DX-MON>
now to convince her to commit the changes and PR them XD
<DX-MON>
not.. yet.. but I think that's something she wants to try
<DX-MON>
(lethalbit is welcome to pipe up right about now)
<agg>
once an inverter works, why not go big, right
<lethalbit>
I'm working on it,
<lethalbit>
it's kinda fiddly to get the process settings to behave
<lethalbit>
but eventually I wanna try the minerva core once I think it's "good enough"
<agg>
i have no idea about asic stuff at all, does it take ages to, uh, synthesis (?) compared to fpga designs?
<agg>
synthesise* i guess
<lethalbit>
honestly, nor do I, lol
<lethalbit>
but yeah, the whole process takes a while and generates lots of very large files
<lethalbit>
currently the flow only works with comb logic
<lethalbit>
there is still issues with clocked designes
<lethalbit>
mainly the whole domain synth
<lethalbit>
*shrug*
<lethalbit>
I was just playing with the idea anyway, not like it's PR worthy
<d1b2>
<dub_dub_11> looks awesome 🙂
<sensille>
i guess this is more of a generic python question, but i can't really find an answer ... sim.add_sync_process complains about my function not being a generator function. how does python determine that?
<agg>
sensille: it needs to have a 'yield' statement in it somewhere
<DX-MON>
by the presence of yield statements
<agg>
and also (in this particular case) it shouldn't take any arguments and shouldn't yet have been called, so you'll often see a pattern like: def make_tb(arg): def tb(): yield x.eq(arg); return tb
<sensille>
agg: it does
<sensille>
it has an argument, though
<DX-MON>
are the yield statements directly in the body of the function, or inside a function it defines?
<agg>
have you already supplied the argument, too?
<agg>
you need to pass the function object to add_sync_process, not the result of calling the function
<sensille>
m(
<sensille>
thanks :)
<agg>
(so if it takes an argument, and you've called it with that argument, you're passing its return value to add_sync_process)
<sensille>
yeah, so obvious :-/
<agg>
not sure about "obvious" :p
<agg>
at least it's not also using async, I guess
<agg>
(I really like the generator interface to the simulator, to be clear)
<sensille>
so can i get arguments directly into the function, or just via a closure?
<sensille>
doesn't seem so
<DX-MON>
you can.. by making a function that returns a generator
<agg>
the generator you pass to add_process can't have been started yet, so there's no way to give it arguments, a closure is the way to go
<sensille>
great, that wasn't too hard :)
slan has joined #nmigen
<GenTooMan>
vup, hmm well I was wondering what the consequence with the low pass filter that would have mostly. The order of the filter would have to increase I suspect, but I haven't tested that theory so it's mere speculation. Still it's a pretty cool tool to use. Delta sigma are excellent for isolation.
<vup>
Yeah, I have been wondering about that aswell, someday I will have the time to do some investigation :)
<GenTooMan>
vup, well I have wandered back into audio design world. So for me it's sooner than later.
<vup>
well, if you do some formal investigation sometime, feel free to ping me with your results :)
<GenTooMan>
vup, hmm I'll let you know if I don't get a boot to the head type of interruption.
<vup>
:)
revolve has quit [Read error: Connection reset by peer]
revolve has joined #nmigen
emeb_mac has joined #nmigen
FFY00_ has joined #nmigen
FFY00_ has quit [Remote host closed the connection]
FFY00_ has joined #nmigen
FFY00_ has quit [Remote host closed the connection]
FFY00_ has joined #nmigen
chipmuenk has quit [Quit: chipmuenk]
FFY00_ has quit [Remote host closed the connection]
FFY00_ has joined #nmigen
<anuejn>
hm... somehow I missed some kontext to understand your dialogue
FFY00_ has quit [Ping timeout: 245 seconds]
FFY00_ has joined #nmigen
FFY00_ has quit [Remote host closed the connection]
FFY00_ has joined #nmigen
lkcl has quit [Ping timeout: 246 seconds]
lkcl has joined #nmigen
lf has quit [Ping timeout: 245 seconds]
lf has joined #nmigen
FFY00_ has quit [Read error: Connection reset by peer]