futarisIRCcloud has joined ##openfpga
emeb_mac has joined ##openfpga
azonenberg_work has joined ##openfpga
dj_pi has joined ##openfpga
azonenberg_work has quit [Ping timeout: 250 seconds]
Bob_Dole has quit [Read error: Connection reset by peer]
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 244 seconds]
X-Scale` is now known as X-Scale
unixb0y has quit [Ping timeout: 246 seconds]
Bob_Dole has joined ##openfpga
unixb0y has joined ##openfpga
<lopsided98> How do you program the flash on the ECP5 evaluation board (without Lattice tools)?
<lopsided98> I've tried using ujprog, but it fails with a TDO error while erasing
<lopsided98> Are the JTAG commands documented anywhere?
Bike has quit [Quit: Lost terminal]
<mietek> tnt: ping
<mietek> does this circuit sketch make sense? planning to attach ADB (5V) to a Teensy 3.6 (3.3V) https://usercontent.irccloud-cdn.com/file/Ykim5Nnp/1553744871.JPG
<whitequark> mietek: you might want to connect the FET before the divider
<mietek> whitequark: okay. can you say why?
<whitequark> mietek: the voltage on ADB is pulled up by some kind of driver that has internal resistance
<whitequark> assuming the FET is ideal, its Ron is 0
<whitequark> then you have Vol=Rpu/(Rpu+17.4)
<whitequark> oh also
<whitequark> unless you remove the 470 ohm resistor your microcontroller will always read a high level
<whitequark> because that'd just always overpower the signal from ADB
<mietek> the ADB line is open collector with a 470 Ohm pullup on the host end
<mietek> does that change what you think?
<mietek> i know nothing
<whitequark> hang on, are you making a host or a peripheral?
<mietek> peripheral
<whitequark> then why do you add a 470 ohm pullup?
<mietek> because i don’t know any better
<whitequark> remove that and move the FET to the other side of the divider
<mietek> i thought i need a pullup and i’ve had this suggested
<whitequark> and add a 20 ohm resistor between the uC pin and gate, maybe
<mietek> sorry. uC pin?
<whitequark> between ABBI and G
<mietek> it sounds like you mean the /ADBO pin?
<mietek> because that’s connected to G in the picture
<whitequark> er, sorry, /ADBO
<mietek> thanks
<whitequark> how much current can that pin source, 20 mA?
<whitequark> then it's more like 200 ohm, not 20
<whitequark> uC = microcontroller, teensy in your case
<mietek> i’m not sure about the current
<mietek> it’s a Teensy 3.6
<mietek> K66 datasheet says "Output high current total for all ports = 100 mA"
<mietek> same for low current
<whitequark> that's total, what about single pin
<mietek> whitequark: got it. 25 mA
<whitequark> 200 ohm is fine for that
rohitksingh_work has joined ##openfpga
<mietek> whitequark: like this?
<mietek> whitequark: can you tell me why you suggested the 200 Ohm resistor, and how did you compute its value?
<whitequark> it's a current limiting resistor
<whitequark> the gate of the MOSFET looks just like a short to ground to the microcontroller, so the current is only limited by trace inductance
<whitequark> which can be quite low
<whitequark> in extreme cases that can even destroy the pin driver circuit in the teensy
<whitequark> (probably not with this specific MOSFET)
<sorear> because…inductive overshoot?
<whitequark> also for EMI reasons, yes
<whitequark> you'll get ringing
<whitequark> anyway what i did is i divided 3.3V by 20mA
<whitequark> that's 165 ohm
<whitequark> and then chose the next round value
<mietek> thanks
<sorear> would a short to actual ground also cause damage?
<sorear> oh, there's an I_D rating, interesting
<whitequark> sorear: depends on the exact MCU
<whitequark> but generally, yes, over long enough timespan at least
<mietek> whitequark: i assume 220 Ohm would also work?
<whitequark> i've definitely killed atmega8 pins by connceting them directly to a MOSFET gate
<whitequark> more than once
<whitequark> newer MCUs seem more robust
<whitequark> mietek: yeah
<whitequark> you're limited by the rise time from the upper side
<whitequark> that depends on gate capacitance
<whitequark> but ADB is too slow for this to matter anyway
philtor has joined ##openfpga
gsi__ has joined ##openfpga
pie___ has joined ##openfpga
gsi_ has quit [Ping timeout: 250 seconds]
pie__ has quit [Ping timeout: 246 seconds]
<TD-Linux> lopsided98, look at the makefile in the demo in prjtrellis
Bob_Dole has quit [Ping timeout: 250 seconds]
Bob_Dole has joined ##openfpga
rohitksingh_work has quit [Ping timeout: 250 seconds]
OmniMancer has joined ##openfpga
wbraun has joined ##openfpga
rohitksingh_work has joined ##openfpga
rohitksingh_work has quit [Ping timeout: 245 seconds]
emeb_mac has quit [Ping timeout: 246 seconds]
m_w has quit [Quit: Leaving]
pie__ has joined ##openfpga
pie___ has quit [Read error: Connection reset by peer]
q3k has quit [Ping timeout: 245 seconds]
q3k has joined ##openfpga
rohitksingh_work has joined ##openfpga
rohitksingh_wor1 has joined ##openfpga
rohitksingh_work has quit [Ping timeout: 250 seconds]
rohitksingh_work has joined ##openfpga
rohitksingh_wor1 has quit [Ping timeout: 268 seconds]
SpaceCoaster has quit [Ping timeout: 245 seconds]
SpaceCoaster has joined ##openfpga
Bob_Dole has quit [Ping timeout: 246 seconds]
Bob_Dole has joined ##openfpga
<_whitenotifier-1> [Glasgow] whitequark commented on commit aab41274f63814b26f5e82aab47e901a7c55ae86 - https://git.io/fjTn5
rohitksingh_wor1 has joined ##openfpga
rohitksingh_work has quit [Ping timeout: 250 seconds]
scrts has quit [Ping timeout: 250 seconds]
scrts has joined ##openfpga
Thorn has quit [Ping timeout: 246 seconds]
loonquawl is now known as msgctl
flea86 has joined ##openfpga
rohitksingh_wor1 has quit [Read error: Connection reset by peer]
Thorn has joined ##openfpga
emeb has joined ##openfpga
rohitksingh has joined ##openfpga
genii has joined ##openfpga
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
<_whitenotifier-1> [Glasgow] marcan commented on issue #107: Consider connecting level shifter EN to DAC EN - https://git.io/fjTRn
<_whitenotifier-1> [Glasgow] marcan closed issue #107: Consider connecting level shifter EN to DAC EN - https://git.io/fjTRc
flea86 has quit [Quit: Goodbye and thanks for all the dirty sand ;-)]
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
OmniMancer has quit [Quit: Leaving.]
rohitksingh has quit [Ping timeout: 245 seconds]
scrts has quit [Ping timeout: 245 seconds]
scrts has joined ##openfpga
scrts has quit [Ping timeout: 268 seconds]
scrts has joined ##openfpga
Bob_Dole has quit [Ping timeout: 250 seconds]
rohitksingh has joined ##openfpga
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan pushed 1 commit to master [+0/-0/±5] https://git.io/fjTuG
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan 88ee1fe - revC1: replace pulls with PCA6408A and remove shifters
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan pushed 1 commit to master [+0/-0/±1] https://git.io/fjTuc
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan 6f7576f - revC1: update PCA6408A metadata
<_whitenotifier-1> [Glasgow] Error. The Travis CI build could not complete due to an error - https://travis-ci.org/GlasgowEmbedded/Glasgow/builds/512594299?utm_source=github_status&utm_medium=notification
Bob_Dole has joined ##openfpga
<_whitenotifier-1> [Glasgow] marcan commented on issue #96: Level shifter state during reconfiguraiton? - https://git.io/fjTu6
<_whitenotifier-1> [Glasgow] marcan closed issue #96: Level shifter state during reconfiguraiton? - https://git.io/fjTui
<_whitenotifier-1> [Glasgow] marcan commented on issue #106: Pulls on revC0 are BROKEN and I²C level shifters require replacement - https://git.io/fjTuP
<_whitenotifier-1> [Glasgow] marcan closed issue #106: Pulls on revC0 are BROKEN and I²C level shifters require replacement - https://git.io/fjTuX
rohitksingh has quit [Ping timeout: 250 seconds]
rohitksingh has joined ##openfpga
azonenberg_work has joined ##openfpga
gsi__ is now known as gsi_
azonenberg_work has quit [Ping timeout: 272 seconds]
Asu has joined ##openfpga
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan pushed 2 commits to master [+0/-0/±4] https://git.io/fjTz9
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan d2af97c - revC1: fix old value/datasheet for PCA6408, style fixes
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan 154ebbd - Make Sync pull-up 1K
<_whitenotifier-1> [Glasgow] marcan closed issue #102: Reconsider SYNC pullup value? - https://git.io/fjTzH
<_whitenotifier-1> [Glasgow] Error. The Travis CI build could not complete due to an error - https://travis-ci.org/GlasgowEmbedded/Glasgow/builds/512595418?utm_source=github_status&utm_medium=notification
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan pushed 1 commit to master [+0/-0/±2] https://git.io/fjTzQ
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan 97be25e - revC1: make Sync pull-up 1K
<_whitenotifier-1> [Glasgow] Error. The Travis CI build could not complete due to an error - https://travis-ci.org/GlasgowEmbedded/Glasgow/builds/512620458?utm_source=github_status&utm_medium=notification
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan pushed 1 commit to master [+18/-0/±0] https://git.io/fjTg8
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan a73607c - revC0: export production files
<_whitenotifier-1> [Glasgow] marcan closed issue #98: Export production files for revC0 - https://git.io/fjTg4
<_whitenotifier-1> [Glasgow] Error. The Travis CI build could not complete due to an error - https://travis-ci.org/GlasgowEmbedded/Glasgow/builds/512620696?utm_source=github_status&utm_medium=notification
azonenberg_work has joined ##openfpga
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan pushed 2 commits to master [+0/-0/±4] https://git.io/fjTgb
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan 14462ee - revC1: note 10/12-bit ADC/DACs as alternates
<_whitenotifier-1> [GlasgowEmbedded/Glasgow] marcan d859dee - revC1: bump schematic revision to C1
<_whitenotifier-1> [Glasgow] marcan closed issue #104: Indicate 10/12-bit ADC and DAC as functional equivalents to the 8-bit ones - https://git.io/fhjiK
<bubble_buster> just curious, does anyone know what _whitenotifier-1 is doing to make these messages have a blue highlight background on irccloud? is it like /me? they look kinda like my own messages or messages where someone pings me, never seen that before
<bubble_buster> also monospace font where other messages are not
<whitequark> it's called a NOTICE
<TD-Linux> ^
<bubble_buster> interesting, that's an irc thing? or freenode specific? is there a command for it? is there a mode that allows only _whitenotifier-1 to do it?
<whitequark> irc thing
<whitequark> it's in the protocol
<whitequark> your chat client might or might not have a command
<whitequark> like this
<whitequark> i typed "/notice ##openfpga like this"
<bubble_buster> neat, thanks
<bubble_buster> test
<hl> the NOTICE command was added to IRC during its development AFAIK to prevent messaging loops: the rule is that automated messages are supposed to use NOTICE. The idea is that any bot which responds to messages sent to it shouldn't respond automatically to NOTICEs; in this way, this prevents the situation where two bots start messaging one another in an infinite loop, babbling at one another forever
m_w has joined ##openfpga
<hl> </random-IRC-history-lesson>
<whitequark> yep
<bubble_buster> yeah I was gonna ask the history but I felt I had asked too much already :D
<bubble_buster> reminds me of the CC the whole company and everyone auto replies all story
<m_w> mithro, was there some magic required to get USB working on the fomu/ice40up5k?
* emeb listens too
<m_w> mithro, I am working on an ice40 badge for the fossi latch-up conference and want to ditch the FTDI to keep the cost down
<m_w> guessing that the frequency of the oscillator is part of the magic
<q3k> iirc the main problem was that the up5k is slow
<tnt> m_w: make it 12M
<q3k> so it was mostly hdl work
<tnt> q3k: Not really ... the original core was just slow because it was not written with speed in mind, but now there is at least 2 USB cores working just fine on up5k.
<tnt> m_w: also, input on pin 35
<emeb> m_w: tnt has a USB core building on up5k and I've gotten it running on my board too. Works OK but needs a soft CPU to drive it (with firmware) so it's not quite so plug-n-play as the TinyFPGA one.
<m_w> so it is bitbanging USB?
<m_w> like VUSB?
<emeb> Nah
<emeb> It's a full-up honest serdes in HW
<tnt> m_w: no, it's just the higher level of USB running in the softcore. Pretty much exactly like you find on microcontroller supporting USB. All the low level time critical thing is implemented in hw, but all the higher level is sw based so you can implement any kind of device you want with just sw changes.
<emeb> But TinyFPGA one has a hard-coded state machine to handle the protocols, while tnt's relies on the CPU to do that.
<tnt> The orignal bootloader was hardcoded for a CDC ACM connected to a spi bridge and nothing else.
<m_w> that makes sense
<m_w> anyone up for a schematic review once I crust in the USB stuff?
* emeb waves
<tnt> sure
<m_w> cool I have been using kicad for the design and will post a PDF for the review on github
<emeb> fun
<m_w> should I use a microb USB connector or once of those A types shaped to plug the board straight into your host post?
<q3k> usb C
<m_w> ha on a ice40up5k?
<tnt> C can carry FS
* emeb only has one USB C cable. :P
<emeb> only just started getting used to micro and now they change it again.
<emeb> <tortoise mode>
<tnt> I still use mini so ...
<emeb> my favorite mini jack is very easy to hand solder. the micro works best when reflowed so it's more of a PITA to build.
<bubble_buster> I only buy things with usb c ports. can't wait for TinyFPGA EX :D
<m_w> maybe I will go back to the clunky full size USB B
<m_w> :)
<emeb> beefy!
<mietek> tnt: hm
<mietek> tnt: remember our conversation a few days ago?
<mietek> tnt: you said "any nmos", so i got a couple BS170
<mietek> tnt: but i’m not sure if it’s working the same way as i would expect a transistor to work, for an open collector signal
<m_w> tnt: any specific pins that should be used for USB_P/N?
<emeb> I just picked a couple that were on the correct side of the part - worked OK w/ tnt's code.
rohitksingh has quit [Ping timeout: 246 seconds]
<tnt> m_w: you might want to use some in the same IO tile. Not a strict requirement though, just helpful to leave other pins free to use any clock they want.
<tnt> mietek: I remember. it should work the same-ish.
<mietek> tnt: i built a simulation in circuitlab.com
<m_w> tnt: well they are all open now so I will pick two that are adjacent and on the same block
<mietek> with a transistor:
<mietek> the switch turns on the transistor after half the time, and both voltages go low — so this seems to work
<tnt> what this simulation doesn't show is your 2n3904 going up in flames.
<mietek> okay
<mietek> unfortunately circuitlab doesn’t seem to have a nmos part
<tnt> I ... can't believe this.
<mietek> it has MOSFETs and JFETs
<tnt> nmos = n-channel mosfet ...
<mietek> yes, and so i replaced the transistor with a MOSFET
<tnt> yes.
<mietek> and i can’t reproduce the same behaviour
* m_w wonders why fomu design files aren't available
<tnt> Also, jfyi you transitor circuit above is going to catch on fire because a base -> emitter junction on an NPN is basically a diode, so you're shorting your 3v3 to gnd basically which is going to burn as much power in that transistor as your power supply can provide. For transistors you need a reistor on the base to limit the base current.
<tnt> m_w: they are .
<mietek> i’m confused about the MOSFET choice
<mietek> i thought it should be M3
<m_w> I see a PDF and Gerbers in the repo, thats all
<mietek> no, M2.
<m_w> and it is only for one variant
<mietek> i thought it should be M2, but it doesn’t work the same way.
<mietek> with M2 in place of Q1:
<mietek> it’s as if the switch was on from the start
<tnt> M1
<m_w> tnt: ah I see that they have branches with the files
<tnt> But the IRF530 is definitely not suitable, it's a power mosfet with a threshold voltage of 10 V ...
<mietek> you say M1, but i obviously tried all four
<mietek> with M1 in place:
<mietek> now it’s as if the switch remains off until the end
<mietek> is that because the MOSFET is unsuitable?
<tnt> yes
<mietek> thanks. oh, i found how to switch parts, so now I have a BS170
<mietek> now, it seems that the voltages aren’t going low enough
<tnt> wait ... I'm lookig at your circuit but what are you trying to simulate exactly ?
<tnt> because there is no pull ups in there, open-drain bus need the positive to be applied through a pull up.
<mietek> i’m building an ADB peripheral. the ADB host already has a pullup on the bust.
<mietek> on the bus :D
<mietek> the circuit simulates the action of a peripheral pulling the bus low
<mietek> so right now, i’m trying to reproduce the output i got with a transistor (https://usercontent.irccloud-cdn.com/file/cvpNV0EX/image.png)
<mietek> in the simulation, i substituted CLK1 for the signal coming from the ADB host
<mietek> SW1 is a substitute for a negated /ADBO output signal from my controller (Teensy 3.6)
<mietek> and V2 would be an ADBI input signal to my controller
<tnt> you need to simulate the output inpedence of the host which would be 470 ohm ...
<tnt> so connect a 470 ohm resistor between the CLK and the V1 net.
<mietek> ah!
<mietek> thank you.
<mietek> whitequark suggested putting a 200 ohm resistor between SW1 and M1
<mietek> i’m not sure if you agree
<tnt> mietek: meh .. I don't disagree, but I'd fine it useless in this case. It's just a small signal mosfet, not a giant power switching one.
<mietek> tnt, whitequark: thank you both
<mietek> updated circuit to be clearer
<azonenberg_work> The hair or fiber below the ECP5
<azonenberg_work> cannot unsee
<mietek> "did not come with hair. one star"
<emeb> cats got into the lab again
<emeb> also curious about what's going on just outside the edge of the board - all that random black/white dot action...
<whitequark> emeb: someone used a "magic wand" select tool
<whitequark> to remove the white background
<whitequark> telltale sign
<emeb> interesting. obviously cropped somehow but the patterns are kind of hypnotic...
* emeb stares into the void
show1 has quit [Ping timeout: 244 seconds]
show1 has joined ##openfpga
<mietek> tnt, whitequark: in case you’re curious: https://usercontent.irccloud-cdn.com/file/OXv13ByS/image.JPG
<tnt> is the fw done ? :p
<bubble_buster> HCF
<bubble_buster> oops forgot I was looking at backlog :/
<mithro> m_w: I would recommend talking to tnt and xobs in #tomu channel
<mietek> tnt: the Symbolics to USB part had been done earlier; https://github.com/hanshuebner/symbolics-keyboard
<mietek> tnt: the USB host part also; https://github.com/PaulStoffregen/USBHost_t36
<mietek> tnt: i’ve been modelling ADB and i’m working on the USB to ADB part
<m_w> mithro: thanks, tnt already chimed in and I am looking at the evt design now
<mithro> m_w: I would say xobs is a great person to ask
<mithro> esden would be a good person to talk to about general ice40 related stuff too
<bubble_buster> mietek: so what's this project about? why not use some other keyboard?
<mietek> bubble_buster: the keyboard is dedicated for use with https://en.wikipedia.org/wiki/Genera_(operating_system)
<mietek> the project is about learning what made Lisp Machines good
<bubble_buster> interesting
<mietek> it is possible to emulate OpenGenera on Linux, but it’s dodgy; https://archives.loomcom.com/genera/genera-install.html
<mietek> i have OpenGenera running on DEC Alpha, and Genera on MacIvory
<bubble_buster> like you have the real HW working?
<mietek> yes
<bubble_buster> nice
<bubble_buster> i sold my sx64 to a friend that does this kind of stuff
<bubble_buster> bought it at a garage sale many years ago for a few $ to play with, but it just collected dust
<bubble_buster> friend told me how much is was worth, figured I could play with an emulator if I ever felt like it :D
Bike has joined ##openfpga
futarisIRCcloud has joined ##openfpga
scrts has quit [Ping timeout: 246 seconds]
scrts has joined ##openfpga
Asu has quit [Ping timeout: 250 seconds]
azonenberg_work has quit [Ping timeout: 250 seconds]
GenTooMan has joined ##openfpga