ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
massi_ has quit [Quit: Leaving]
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
gsi__ has joined ##openfpga
gsi_ has quit [Ping timeout: 257 seconds]
unixb0y has quit [Ping timeout: 258 seconds]
unixb0y has joined ##openfpga
Flea86 has joined ##openfpga
unixb0y has quit [Ping timeout: 245 seconds]
unixb0y has joined ##openfpga
Xark_ has quit [Changing host]
Xark_ has joined ##openfpga
Xark_ is now known as Xark
Xark has left ##openfpga ["Leaving"]
emeb has joined ##openfpga
ZipCPU has joined ##openfpga
emeb has left ##openfpga [##openfpga]
ZipCPU_ has joined ##openfpga
ZipCPU is now known as ZipCPU|Alt
ZipCPU_ is now known as ZipCPU
ZipCPU|Alt has quit [Quit: Leaving]
futarisIRCcloud has joined ##openfpga
<_whitenotifier> [whitequark/Glasgow] whitequark pushed 2 commits to master [+1/-0/±2] https://git.io/fhAo4
<_whitenotifier> [whitequark/Glasgow] whitequark 8ce3458 - applet.spi_flash_25c: identify: significantly improve robustness.
<_whitenotifier> [whitequark/Glasgow] whitequark d8f78b7 - applet.spi_flash_25c: identify: decode SFDP data, if present.
pie___ has joined ##openfpga
pie__ has quit [Ping timeout: 255 seconds]
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 255 seconds]
_whitelogger has joined ##openfpga
rohitksingh has joined ##openfpga
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
Bob_Dole has quit [Ping timeout: 268 seconds]
Bob_Dole has joined ##openfpga
rohitksingh has quit [Ping timeout: 250 seconds]
_whitelogger has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
Asu has joined ##openfpga
scrts has quit [Ping timeout: 245 seconds]
scrts has joined ##openfpga
Flea86 has quit [Quit: Goodbye and thanks for all the dirty sand ;-)]
scrts has quit [Ping timeout: 244 seconds]
scrts has joined ##openfpga
_whitelogger has joined ##openfpga
specing has quit [Killed (Sigyn (Spam is off topic on freenode.))]
specing has joined ##openfpga
_whitelogger has joined ##openfpga
<tnt> Does anyone know the status on FOMU bootloader ?
cr1901_modern1 has joined ##openfpga
cr1901_modern has quit [Ping timeout: 264 seconds]
cr1901_modern1 has quit [Quit: Leaving.]
cr1901_modern has joined ##openfpga
lutsabound has joined ##openfpga
kuldeep has quit [Excess Flood]
kuldeep has joined ##openfpga
unixb0y has quit [Ping timeout: 255 seconds]
unixb0y has joined ##openfpga
GenTooMan has joined ##openfpga
zkms_ is now known as zkms
lutsabound has quit [Quit: Connection closed for inactivity]
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
scrts has quit [Quit: http://quassel-irc.org - Chat comfortably. Anywhere.]
scrts has joined ##openfpga
<tnt> \o/ https://i.imgur.com/jzSTjb4.png First transaction response :) A bit closer each day ...
<horizon> :)
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
<tnt> huh ... I just discovered you could do 'vector instanciations' in verilog ... never knew that even existed.
<daveshah> Yeah, often can save a generate loop
<tnt> yup, until today I was doing a loop or a just instanciate multiple manually.
<sxpert> gah, how do I find combinatorial loops
<tnt> look at yosys output and search for inferred latches.
<sxpert> ah, I suspect I did something not quite kosher
<sxpert> any idea how to achieve this ?
<sxpert> it's a shared buffer between 2 modules
<sxpert> should I have the buffer in the other module ?
<sxpert> or is there a kosher way to do this ?
<tnt> Well .. you're writing to it in an always @(*) block ...
<tnt> how exactly is that supposed to work ?
<sxpert> gets written from this side
<tnt> You can assign to a memory asynchronously
<tnt> "cannot"
<daveshah> You can, but it makes a latch
<daveshah> IIRC some of the very early Lattice FPGAs even had memories with async write ports
<sxpert> ok
<sxpert> so, the best solution would be ?
<daveshah> Write in a clocked always, always
<sxpert> ok
<tnt> you need to export a addr / data / we signals from the source and do the write in a clocked process.
<sxpert> or, I can put this thing on the side that writes
<sxpert> ok
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
<tnt> By anychance did anyone do a picorv32 startup code that copies the code from flash to SPRAM instead of running from flash ?
<tnt> (because I assume running from flash is ... slow)
<sxpert> ah HA !
<sxpert> there, fixed ;)
<sxpert> and 250 luts less or so ;-)
* sxpert rebuilds a new yosys
* sxpert was falling behind
<sxpert> tnt: am having some fun with generating a complicated register dump in ascii for integrated debugger use
<sxpert> generating it all in a buffer and then will send it to the serial port
<sxpert> one char per clock
<sxpert> that's going to be pretty long code ;)
<sxpert> dunno how well this will work
catplant is now known as demonplant
Flea86 has joined ##openfpga
demonplant is now known as catplant
Asu has quit [Remote host closed the connection]