00:11
genii has joined ##openfpga
00:25
Asuu has quit [Remote host closed the connection]
01:18
<
Zorix >
anyone with ghdl experience here? doesn't seem to be a channel on freenode and can't figure out an error I'm getting.. testing out yosys with ghdl..
01:18
<
Zorix >
use of synopsys package "std_logic_arith" needs the -fsynopsys option
01:47
hackkitten has quit [Ping timeout: 272 seconds]
01:49
zng has joined ##openfpga
02:19
zng has joined ##openfpga
02:54
Degi has quit [Ping timeout: 246 seconds]
02:56
Degi has joined ##openfpga
04:33
OmniMancer has joined ##openfpga
04:36
Bike has quit [Quit: Lost terminal]
04:39
genii has quit [Quit: See you soon.]
05:04
OmniMancer1 has joined ##openfpga
05:06
OmniMancer has quit [Ping timeout: 265 seconds]
05:29
_whitelogger has joined ##openfpga
06:03
<
cr1901_modern >
whitequark: Is your ISPMach REing project on hold (see masto mention if you still check that at all)?
06:35
emeb_mac has quit [Quit: Leaving.]
06:37
<
whitequark >
cr1901_modern: i decided against using ispMach since it is not true 5V
06:37
<
whitequark >
long time ago
06:37
<
whitequark >
i'm focusing exclusively on ATF15xx
06:53
hackkitten has joined ##openfpga
06:54
kuldeep has quit [Quit: Its never too late!]
06:54
kuldeep has joined ##openfpga
08:03
Asu has joined ##openfpga
09:09
Guest30583 has joined ##openfpga
10:05
_whitelogger has joined ##openfpga
10:09
mkru has joined ##openfpga
10:41
_whitelogger has joined ##openfpga
10:42
m_w has quit [Ping timeout: 246 seconds]
10:43
m_w has joined ##openfpga
11:40
Bike has joined ##openfpga
12:17
_whitelogger has joined ##openfpga
14:04
<
cr1901_modern >
whitequark: I see. I still have that ispmach download zip from a few months back. Prob should do something with it
14:04
* cr1901_modern
lets it sit for a few more months
14:07
<
tnt >
what do you mean by not true 5V btw ?
14:07
<
cr1901_modern >
I assume "can accept 5V input and can output 5V" vs "can accept 5V input but only outputs 3.3V"
14:08
<
tnt >
oh just "5v tolderant", got it.
14:08
<
cr1901_modern >
3.3V out is fine for TTL, but 5V CMOS won't like it
14:48
emeb has joined ##openfpga
14:51
<
gruetzkopf >
dependsTM
15:07
X-Scale` has joined ##openfpga
15:10
X-Scale has quit [Ping timeout: 264 seconds]
15:11
X-Scale has joined ##openfpga
15:13
X-Scale` has quit [Ping timeout: 272 seconds]
15:41
finsternis has quit [Ping timeout: 246 seconds]
15:46
finsternis has joined ##openfpga
16:10
emeb_mac has joined ##openfpga
17:04
OmniMancer1 has quit [Quit: Leaving.]
17:41
emeb has quit [Quit: Leaving.]
18:02
mkru has quit [Quit: Leaving]
19:38
_whitelogger has joined ##openfpga
21:07
etrig has joined ##openfpga
21:51
Asu has quit [Ping timeout: 264 seconds]
21:51
Asuu has joined ##openfpga
22:16
<
awygle >
is there any kind of quasi-standard wire protocol for logic analyzer bits?
22:30
Asuu has quit [Remote host closed the connection]
22:47
<
Ultrasauce >
usb tmc?