_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
jaseg has quit [Ping timeout: 272 seconds]
jaseg has joined #litex
Degi has quit [Ping timeout: 272 seconds]
Degi has joined #litex
alanvgreen has joined #litex
tannewt has quit [Ping timeout: 244 seconds]
futarisIRCcloud has quit [Ping timeout: 244 seconds]
flammit has quit [Ping timeout: 240 seconds]
tcal has quit [Ping timeout: 244 seconds]
y2kbugger has quit [Ping timeout: 244 seconds]
esden has quit [Ping timeout: 260 seconds]
mithro has quit [Ping timeout: 260 seconds]
carlomaragno has quit [Ping timeout: 240 seconds]
bubble_buster has quit [Ping timeout: 244 seconds]
tannewt has joined #litex
key2 has quit [Ping timeout: 260 seconds]
sorear has quit [Ping timeout: 260 seconds]
daveshah has quit [Ping timeout: 260 seconds]
flammit has joined #litex
tcal has joined #litex
y2kbugger has joined #litex
daveshah has joined #litex
futarisIRCcloud has joined #litex
sorear has joined #litex
mithro has joined #litex
bubble_buster has joined #litex
key2 has joined #litex
esden has joined #litex
carlomaragno has joined #litex
civec has joined #litex
<leons> zyp: yeah, that's what I was doing. Unfortunately it's not as detailed as I'd hoped and I don't feel like I understand enough yet to be actually contributing documentation. :)
<leons> On another note: Can I rely on the fact that the LiteX CSR positions (at the base offset) of a core remain constant between generating different SoCs?
<zyp> depends
<leons> Of course, if there are changes made to a core, the CSRs of that core could potentially change (although hopefully only extended for backwards compatibility).
<tpb> Title: Add optional location to CSRs within a Module · Issue #548 · enjoy-digital/litex · GitHub (at github.com)
<leons> zyp: I see, thanks. That's exactly what I was looking for.
<leons> I'm probably in the same situation with the OS I'm porting to. It's easy to instantiate drivers at different offsets, but hard to define a register mapping depending on dynamically generated CSV/JSON files
<zyp> exactly
<zyp> if I may ask, which OS are you porting?
<leons> I'm in the progress of porting TockOS.
<leons> Only in the early stages, although the basic kernel, LEDs and UART works.
<zyp> ah, haven't heard of that before
<leons> But with the "assurance" that it's "okay" to for now develop drivers with the assumption of relative CSR-locations not changing, I'm very certain that the port will be upstreamable. :)
<zyp> assumption holds as long as the core doesn't change and doesn't have optional CSRs that gets turned on or off
<tpb> Title: SQRL FK33 Forest Kitten FPGA Mining Card Xilinx VU33P - BUY DIRECT | eBay (at www.ebay.com)
<leons> zyp: Yes, but I guess that's good enough for me - for now. Upon a LiteX version bump I'll probably need to check the diff of the respective cores and run a test suite.
civec has quit [Remote host closed the connection]
xobs has quit [Quit: killed]
leons has quit [Quit: killed]
sajattack[m] has quit [Quit: killed]
DerFetzer[m] has quit [Quit: killed]
david-sawatzke[m has quit [Quit: killed]
CarlFK[m] has quit [Quit: killed]
disasm[m]1 has quit [Quit: killed]
nrossi has quit [Quit: killed]
sajattack[m] has joined #litex
sajattack[m] has quit [Remote host closed the connection]
sajattack[m] has joined #litex
civec has joined #litex
civec has left #litex [#litex]
nrossi has joined #litex
DerFetzer[m] has joined #litex
xobs has joined #litex
david-sawatzke[m has joined #litex
disasm[m] has joined #litex
leons has joined #litex
mibus[m] has joined #litex
CarlFK[m] has joined #litex
midnight has quit [Ping timeout: 240 seconds]
midnight has joined #litex
civec has joined #litex
vup has quit [Ping timeout: 265 seconds]
anuejn has quit [Ping timeout: 258 seconds]
anuejn has joined #litex
vup has joined #litex
mibus[m] has quit [Quit: Idle for 30+ days]
<shorne> How do y'all do the litex art?
<shorne> __ _
<shorne> / / (_)__ __ ____ __
<shorne> / /__/ / _ \/ // /\ \ /
<shorne> /____/_/_//_/\_,_//_\_\
<shorne> / _ \/ _ \
<shorne> __ _ __ _\___/_//_/ ___ __
<shorne> / / (_) /____ | |/_/____ _ _ __ _ ,_/ // /___ __
<shorne> / /__/ / __/ -_)> </___/ ) ) )/ _ \/ V_// // /\ \/ /
<shorne> /____/_/\__/\__/_/|_| /_/_/_/ \___/_/ /_//_/\_\/_/\_\
<shorne> I made one by hand, is it ok ;)
<shorne> oh, I there is a lower case x to copy from
<somlo> shorne: google "ascii art font generator" :)
<shorne> this was more fun
<somlo> shorne: I know I spent an hour or two screwing around with it, manually, indulging my inner OCD (for an unrelated project)
<somlo> then, once I was done, I thought "there has to be a tool for doing this, somewhere out there" :D
civec has quit [Quit: Connection closed for inactivity]
<zyp> figlet used to be good for that sort of stuff, but it must be over ten years since last I used it :)
<keesj> It is pretty nice but needs a few more hours on making it even more awesome
<keesj> what backround do you normally use it is proper black with green letters?
<keesj> a little lolcat and you are good to go https://i.imgur.com/sSLeUe1.png
Guest43925 is now known as the_jinx
anuejn has quit [Quit: No Ping reply in 180 seconds.]
anuejn has joined #litex
civec has joined #litex
<shorne> keesj: very nice
<shorne> zyp: thanks! it is figlet with smslant font, figlet -f smslant LiteX-mor1kx
<shorne> mine is pretty close :)
civec has quit [Quit: Connection closed for inactivity]
lf has quit [Ping timeout: 244 seconds]
lf has joined #litex