_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
lf has quit [Ping timeout: 260 seconds]
lf_ has joined #litex
Xesxen_ is now known as Xesxen
midnight is now known as midnight_
Degi has quit [Ping timeout: 256 seconds]
Degi has joined #litex
_florent_ has quit [Read error: Connection reset by peer]
sorear has quit [Ping timeout: 260 seconds]
_florent_ has joined #litex
sorear has joined #litex
lkcl has quit [Ping timeout: 246 seconds]
lkcl has joined #litex
KSmith has joined #litex
<KSmith> _florent_ thanks for the reply yesterday, i was able to use commit 88a268354daaaa6422ed875ad8c580dbaf1d81a1 and it no longer gives an error and generates an image. i have a follow up question, buildroot generates 3 files in output/images rootfs.tar, rootfs.cpio and Image, however reading boot.json and looking at the prebuilt i require 4 files
<KSmith> root.cpio, Image, rv32.dtb and emulator.bin, were the emulator.bin and rv32.dtb suppose to be generated or is there another step required to get these two files?
_whitelogger has joined #litex
KSmith has joined #litex
kgugala_ has joined #litex
kgugala has quit [Write error: Connection reset by peer]
Krickit has joined #litex
<Krickit> hi everyone
<Krickit> there is anyone?
<sorear> if you have a specific question, you'll get an answer faster if you ask it now with as many details as possible
<sorear> this applies to most IRC channels
<Krickit> yes I generated i liteX for my versa ecp5 with picorv32
<Krickit> when i try to do place and route i have this error: Unable to reach CIB within 1 routing segment for clock 'clk100_1' with driver 'clk100' at site 'P3/PL68C'
<Krickit> i did't change nothing and I verified all PIN
<daveshah> You are doing anything else unusual? Or just using the target as is
<Krickit> just using the target
<Krickit> I want understand how it works now
<Krickit> is it a possible falsepath?
<daveshah> No not a false path, rather it is unable to use the correct clock routing for some reason
<Krickit> any suggestions?
<Krickit> I resolved
<Krickit> EHXPLLL (//.CLKI(main_crg_clkin),
<Krickit> changed CLKI(main_crg_clkin) with CLKI(clk100)
<Krickit> in the up lines there is a assign between those clock
<Krickit> and this, for diamond, is a problem in the route's fase
Romain59 has joined #litex
Romain59 is now known as Melkhior
Melkhior has quit [Remote host closed the connection]
Melkhior has joined #litex
<Melkhior> KSmith I think the rv32.dtb is generated by the bistream generation process in linux-on-litex-vexriscv, in the directory buildroot/ (as a device tree, it is board/configuration-specific)
<Melkhior> The emulator is also in linux-on-litex-vexriscv, in emulator/emulator.bin
<Melkhior> I also have a question on booting linux-on-litex-vexriscv.I've managed to create a new platform/target in litex-boards for my board, generate a bitstream, get the litex prompt, watch the LEDs do their thing, and load a kernel. So far so good :-)However, if I use a prebuilt image from GitHub, the process hangs after:"Starting network: OKStarting
<Melkhior> dropbear sshd: [ 0.000000] random: dropbear: uninitialized urandom read (32 bytes read)OK"It seems to just sit there, not responding to the serial console (I only have a serial connection, plus some LEDs, no ethernet/sd/...).If I rebuild my own image in buildroot (from an existing tag such as 2020.08.x, as HEAD seems broken as mentioned in
<Melkhior> aGitHub issue), both the simulation and the real FPGA fail to boot with:"[ 0.000000] Kernel panic - not syncing: Scratch register read error! Expected: 0x12345678 but got: 0x78000000"
<KSmith> Melkhior thanks, i eventually figured it out after experimenting for a while. does the order in which you use make(get rv32.dtb and emulator) and generate the linux image(Image and roottfs.cpio have any influence/matter?
<KSmith> im also having end Kernel panic - not syncing: Scratch register read error! Expected: 0x12345678 but got: 0x78000000 error when attempting to test my own image
<KSmith> this is for the nexys4ddr board
<tpb> Title: Kernal Panic - Pastebin.com (at pastebin.com)
<Melkhior> KSmith yes I see a similar backtrace...
<Melkhior> perhaps try the prebuilt one, to see if it goes further (for me it does, just seemingly hangs after starting sshd)
<KSmith> the prebuilt linux is working for me, i believe i have had it stop after dropbear and before login, however i was messing around with alot of different things so im unsure of what caused it
KSmith has quit [Quit: Leaving]
acathla has quit [Ping timeout: 240 seconds]
KSmith has joined #litex
KSmith_93 has joined #litex
KSmith has quit [Ping timeout: 272 seconds]
KSmith_93 is now known as KSmith
Krickit has quit [Remote host closed the connection]
Melkhior has quit [Remote host closed the connection]
Krickit has joined #litex
<Krickit> hi,
<Krickit> with the board Versa_Ecp5 what I have to do in order to view the text from UART?
<daveshah> Connect to the USB serial port (the second if there are two) at 115200 baud
<Krickit> yes, but is there any default text that should display?
Melkhior has joined #litex
<st-gourichon-fid> Hi! On a design with a SERV doing aligned 32bit read at flash then at next address (thus unaligned by one byte) appears to crash the CPU.
<st-gourichon-fid> Same crash with VexRiscV instead of SERV.
<st-gourichon-fid> Could it be a (known) bug in the flash-handling code?
Melkhior has quit [Remote host closed the connection]
<st-gourichon-fid> Now we do 8bit reads only, instead of 32bit reads, no crash.
midnight_ is now known as midnight
Krickit has quit [Remote host closed the connection]
<zyp> st-gourichon-fid, are unaligned reads supposed to be supported at all though?
acathla has joined #litex
carlomaragno has quit [*.net *.split]
scientes has quit [*.net *.split]
scientes_ has joined #litex
carlomaragno has joined #litex
shorne has quit [Ping timeout: 256 seconds]
shorne has joined #litex