sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
_whitelogger has joined #m-labs
_whitelogger has joined #m-labs
rohitksingh_work has joined #m-labs
_whitelogger_ has joined #m-labs
_whitelogger has quit [Remote host closed the connection]
attie has quit [Read error: Connection reset by peer]
felix__ has joined #m-labs
felix_ has quit [Ping timeout: 240 seconds]
folkert has quit [Ping timeout: 240 seconds]
folkert has joined #m-labs
attie has joined #m-labs
<Ishan_Bansal> Is their a provision of writing while loops in migen
<Ishan_Bansal> I didn't find it anywhere in migen documentation.
<sb0> Ishan_Bansal, what is a while loop?
<Ishan_Bansal> sb0 : like we write in C language
<sb0> well okay, you can use the python while loops, but I'm not sure if they do what you want to do
<Ishan_Bansal> sb0 : Actually I put the question because the format of writing if,else statement in migen in different from the one use in the python( writing in self.sync module ) so I want to confirm if their is something similar of while loop as well.
<sb0> no, there isn't
<sb0> things that you do with loops in verilog can be done with metaprogramming in python/migen
<Ishan_Bansal> sb0 : ok. I will try that.
<Ishan_Bansal> sb0 : So what can I do for implementing the while loops
<GitHub87> [artiq] jordens pushed 1 new commit to master: https://github.com/m-labs/artiq/commit/3222f5036f72b35a6f3a1374c3210b5acba51bc8
<GitHub87> artiq/master 3222f50 Robert Jordens: sawg: describe latency matching in detail
attie has quit [Quit: Lost terminal]
<bb-m-labs> build #708 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/708
<bb-m-labs> build #519 of artiq-win64-test is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-win64-test/builds/519
<bb-m-labs> build #1611 of artiq is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1611
attie has joined #m-labs
<sb0> rjo, off the top of your head, would you think that a regular RGA tube can be abused as an ion trap?
<sb0> there are already many interesting parts pre-built, but I don't know if the faraday cup and focusing plates can be turned into endcap electrodes
felix__ is now known as felix_
<rjo> sb0: will likely work just fine. you just have to operate it under different (stable) conditions.
rohitksingh_work has quit [Read error: Connection reset by peer]
attie has quit [Remote host closed the connection]
attie has joined #m-labs
<GitHub145> [artiq] jbqubit commented on issue #765: > You do get a collision error in the core log.... https://github.com/m-labs/artiq/issues/765#issuecomment-313404257
<GitHub47> [artiq] jbqubit commented on issue #773: For SAWG here's the desired behavior... https://github.com/m-labs/artiq/issues/773#issuecomment-313409354
<GitHub53> [artiq] trxw commented on issue #767: The HDMI cable was accidentally connected which prevented the board from fully turning on. We were able to flash the board, but while trying to run led.py we get the following error: ... https://github.com/m-labs/artiq/issues/767#issuecomment-313410701
<GitHub97> [artiq] jbqubit commented on issue #743: Confirmed that this is resolved. Here's the updated test code.... https://github.com/m-labs/artiq/issues/743#issuecomment-313414767
<GitHub33> [artiq] jordens commented on issue #765: No. Having two events at the same time for the config channel is almost always a mistake that should become visible. There should not be silent replacement. For the other channels it is reasonable to replace in that case. https://github.com/m-labs/artiq/issues/765#issuecomment-313417545
<GitHub173> [artiq] jordens commented on issue #767: * What's the output from the serial console of the kc705?... https://github.com/m-labs/artiq/issues/767#issuecomment-313417873
<GitHub114> [artiq] jordens commented on issue #773: Coincident modification of multiple registers is not supported. https://github.com/m-labs/artiq/issues/773#issuecomment-313418233
attie has quit [Ping timeout: 240 seconds]
attie has joined #m-labs
<GitHub25> [migen] jordens pushed 1 new commit to master: https://git.io/vQreI
<GitHub25> migen/master 247cbe2 Robert Jordens: Record: pass kwargs to inner Signals
<bb-m-labs> build #160 of migen is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/migen/builds/160
sb0 has quit [Quit: Leaving]
<GitHub62> [artiq] jbqubit commented on issue #773: > Coincident modification of multiple registers is not supported.... https://github.com/m-labs/artiq/issues/773#issuecomment-313492340
<GitHub183> [artiq] jbqubit commented on issue #773: > Coincident modification of multiple registers is not supported.... https://github.com/m-labs/artiq/issues/773#issuecomment-313492340
<GitHub44> [artiq] jbqubit commented on issue #773: I updated my comment to be less pseudo-code and not abuse Spline() so badly. https://github.com/m-labs/artiq/issues/773#issuecomment-313496174
<GitHub61> [artiq] jbqubit commented on issue #765: > Add some delay before for the second limit. I'll force that in the next commits.... https://github.com/m-labs/artiq/issues/765#issuecomment-313498806
<GitHub107> [artiq] jordens commented on issue #765: Where did I agree to that? https://github.com/m-labs/artiq/issues/765#issuecomment-313529509
<GitHub58> [artiq] jbqubit commented on issue #773: > Coincident modification of multiple registers is not supported.... https://github.com/m-labs/artiq/issues/773#issuecomment-313492340
<GitHub172> [artiq] jordens commented on issue #773: What do you mean by "auto-magical creation of sawg knot points"? And I don't understand what problem you are trying to solve. https://github.com/m-labs/artiq/issues/773#issuecomment-313530503
<GitHub151> [artiq] jbqubit commented on issue #773: The docs are good at saying which things advance the timeline. ... https://github.com/m-labs/artiq/issues/773#issuecomment-313532180