Lofty changed the topic of #prjmistral to: Project Mistral: Yosys (and hopefully nextpnr) on Cyclone FPGAs - https://github.com/ZirconiumX/mistral - logs: https://freenode.irclog.whitequark.org/prjmistral
frubbl has joined #prjmistral
frubbl has quit [Ping timeout: 240 seconds]
frubbl has joined #prjmistral
frubbl has quit [Ping timeout: 240 seconds]
frubbl has joined #prjmistral
frubbl has quit [Read error: Connection reset by peer]
frubbl has joined #prjmistral
hansfbaier has joined #prjmistral
jordigw has quit [Ping timeout: 265 seconds]
jordigw has joined #prjmistral
hansfbaier has quit [Read error: Connection reset by peer]
frubbl has quit [Ping timeout: 256 seconds]
frubbl has joined #prjmistral
frubbl has quit [Read error: Connection reset by peer]
frubbl has joined #prjmistral
frubbl has quit [Ping timeout: 240 seconds]
<Sarayan> ok, at that point I have 72 bits that are set to 1 in the default list but don't seem to be controlled by anything
bwidawsk has quit [Quit: Always remember, and never forget; I'll be back.]
bwidawsk has joined #prjmistral
frubbl has joined #prjmistral