<BryceSchroeder_>
Wow, what a pain in the butt it is to try to get the free lattice diamond license that was supposed to come with the eval board I bought
<BryceSchroeder_>
it's a complete nightmare, it wouldn't recognize my company email, and when I tried to contact their support with gmail I got an automatic message saying it was being ignored because it was from gmail
<BryceSchroeder_>
FOSS tools can't happen fast enough :/
<hedgeberg>
yeah, tbh.
<hedgeberg>
like, foss fpga tools lack a lot of features and I'm still happy to use them over the pro tools
<hedgeberg>
its just completely unreasonable how bad the pro tool licensing and usability are.
<zkms>
the open source tools are pretty much the reason i actually was able to learn fpga things ;-;
<BryceSchroeder_>
I think these companies are doing themselves a disservice since their tools only work with the ICs they sell
<BryceSchroeder_>
really the tools should be free and they should just sell chips and IP cores, imho.
citypw has quit [Ping timeout: 250 seconds]
BryceSchroeder_ has quit [Read error: Connection reset by peer]
BryceSchroeder_ has joined #symbiflow
BryceSchroeder_ has quit [Read error: Connection reset by peer]
citypw has joined #symbiflow
hedgeberg has quit [Ping timeout: 246 seconds]
litghost has quit [Quit: Connection closed for inactivity]
hedgeberg has joined #symbiflow
_whitelogger_ has joined #symbiflow
_whitelogger has quit [Ping timeout: 250 seconds]
<digshadow>
hey hedgeberg
<digshadow>
Let me know if you need anything to get started with prjxray
<digshadow>
noopwafel: were you able to make progress?
<hedgeberg>
oh hey you already spoke to john about the fact im planning to contrib on xray?
<hedgeberg>
and, yeah, will let you know, just atm im task juggling
<hedgeberg>
im in the rare "remove things from the todo list" mood, instead of the opposite
<hedgeberg>
so im checking things off
<digshadow>
(this is john)
<digshadow>
Gotcha, so for now you are mostly lurkijng?
<hedgeberg>
oooooh that makes sense
<hedgeberg>
I figured your username would be like, jdm or something? or for some reason I figured you weren't on irc? no idea why I made that assumption
<hedgeberg>
and, yeah, rn just lurking while I try to get as much checked off of my todolist before I go back to work next monday.
<hedgeberg>
feel like I have more free time while working than less >.<
<hedgeberg>
that being said, if I work on this anywhere, it will quite possibly be while I'm at work, since my place of work (or at least my group there) encourages using free time for self research projects
<hedgeberg>
its infosec, so like, any breadth-learning is appreciated if you can just insinuate that it may come in useful down the road
<hedgeberg>
and if theres one thing ive learned over the last few years its that freaking everything is a vulnerability surface
kraiskil_ has joined #symbiflow
<noopwafel>
digshadow: productive for my understanding, not so much for prjxray so far :)
<digshadow>
hedgeberg: cool let me know then
<digshadow>
noopwafel: gotcha
<noopwafel>
digshadow: is the way you hooked xadc into tilegrid a good example for how to hack something in?
<noopwafel>
I realize I could just ask you to do it.. :-) but trying to piece together how this works is good for me
<digshadow>
noopwafel: its not a bad place to start, but I don't think it LOCs because there is only one in the ROI
<noopwafel>
inspecting bitread output is already helpful to work out baseaddr and confirm things are kinda as expected for the GTP
<digshadow>
maybe a good project to start with would be to convert BRAM to the new style
<digshadow>
we know that its going to break outside of the ROI (there is a ticket)
<digshadow>
I also know that is pretty straightforward, like XADC
<digshadow>
(new tilegrid style)
<digshadow>
this would also provide you with a known good tilegrid.json that you could check before / after
<tpb>
Title: Rename Artix 7 directory to something "Xilinx Series 7" · Issue #310 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com)
tmichalak has joined #symbiflow
<noopwafel>
(I mean I saw the comment about the PCIE block cutting out some BRAM, just want to make sure that this is not meant to target 200T or something)
<digshadow>
noopwafel: we run in a "region of interest" currently, a subset of a full FPGA
GuzTech[2] has joined #symbiflow
<digshadow>
if you are able to run a fuzzer, open up a .dcp in vivado. You'll see a purple box upper left
<digshadow>
(assuming you are doing artix7)
<digshadow>
mithro: I think ffconfig is part of the CLB
<digshadow>
we should rename all clb fuzzers to have clb in the name
<digshadow>
oh nvm I misread your diagram
<noopwafel>
yeah, I saw the env variables for ROI :)
<digshadow>
I'm still a little confused about your left/right column though. should bram-data and bram-config be together there?
<digshadow>
noopwafel: if those were expanded for the full chip, bram tilegrid breaks
<noopwafel>
(btw what do the numbers in the fuzzer directory names mean? they're just categorization and otherwise arbitrary other than the run order?)
<digshadow>
noopwafel: they are for orgnization only. They are meaningless, other than generally fuzzers that must be run first have lower numbers
<noopwafel>
thanks :)
<mithro>
digshadow: I think the we should do a bit of fuzzer renaming....
<mithro>
digshadow: Maybe XXX-tiletype-XXXX ?
<mithro>
digshadow: The right column is "pips" the left column is "config"
kraiskil_ has quit [Ping timeout: 246 seconds]
kraiskil_ has joined #symbiflow
citypw has quit [Ping timeout: 250 seconds]
acomodi has joined #symbiflow
<mithro>
acomodi: -> alias cdb='cd $(pwd | sed -e"s,$(git rev-parse --show-toplevel),$(git rev-parse --show-toplevel)/build," -e"s,build/build,,")'
<digshadow>
mithro: sure, that naming scheme works for me