<litghost>
I think vpr was packing the second ram into blut which is legal
<hackerfoo>
D6 and C6 aren't connected.
<hackerfoo>
Yes, VPR is using a suboptimal but (I think) correct configuration, so the problem must be elsewhere.
<hackerfoo>
How do I override Conda? I want to add RAM32X1D to cells_sim.v in Yosys.
<litghost>
Set YOSYS env var
<hackerfoo>
Thanks
<litghost>
in general capital binary name as an env var will override conda
<litghost>
I generally use YOSYS VPR and GENFASM
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
<hackerfoo>
Overriding the binary doesn't affect the techlibs path, unfortunately.
citypw has joined #symbiflow
Bertl_oO is now known as Bertl_zZ
citypw has quit [Ping timeout: 264 seconds]
futarisIRCcloud has joined #symbiflow
OmniMancer has joined #symbiflow
<sf-slack2>
<mkurc> @hackerfoo You can navigate to the Conda env. directory and make change to the techmap there. Its under build/conda I guess
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
diamondman has quit [Read error: Connection reset by peer]
diamondman has joined #symbiflow
<sf-slack2>
<mkurc> @litghost I've updated the VPR to the most recent master+wip (all the time I was using an "old" one). And now everything routes correctly when I shift the grid in X direction.
gekko7 has joined #symbiflow
gekko7 has quit [Client Quit]
Bertl_zZ is now known as Bertl
futarisIRCcloud has joined #symbiflow
<litghost>
Mkurc: ah, very good
<sf-slack2>
<mkurc> @litghost I've cleaned the code formatting and pushed everything. There is a "fake" CLB split implemented there which converts each CLB to a CLB + EMPTY (NULL) tile. And it works.
<hackerfoo>
mkurc: I'm afraid that if I modify anything managed by Conda it will get overwritten. Of course I could copy it over again, but I don't want to fight the build system. I was able to get what I wanted for now by manually running the simulation.
<sf-slack2>
<mkurc> @hackerfoo As long as you do not delete the build folder or touch yosys binary in there, techmaps will not be overwritten.
<sf-slack2>
<mkurc> You can make experiments there provided that you will remember to back them up.
<litghost>
hackerfoo: Ya. FYI yosys has a way to understanding the share folder with the '+/...', but iverilog needs the full path
<litghost>
hackerfoo: We could add logic to handle redirecting the CELLS_SIM variable based on the YOSYS env var
<litghost>
hackerfoo: YOSYS_DATADIR is a CMake cache variable, it can be overridden
<litghost>
hackerfoo: Default is to point to conda
<litghost>
mkurc: Great news, I'll try to review the PR today.
<hackerfoo>
litghost: Thanks
<sf-slack2>
<mkurc> @litghost I am trying to run a `*_autosim_bit` target and the `fasm2bels` complains that it cannot find the `xc7a35tcpg236-1_package_pins.csv` file. Any idea where can I get (or build) this file ?
<tpb>
Title: Bump third_party/prjxray-db from `e6837b7` to `d31753b` by dependabot · Pull Request #581 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com)
<litghost>
mkurc: Let me do that now
<litghost>
mkurc: Rebase/merge from master, and that should be fixes
<litghost>
fixed*
<sf-slack2>
<mkurc> @litghost Thanks
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
<sf-slack2>
<acomodi> update on tile_equivalence: I have created a script to move the tile relative tags/attributes to the tiles tag in the XML, it still is WIP as it is specific to the xc7 architectures and it cannot handle generic architectures, I'll open a PR shortly
<sf-slack2>
<acomodi> moreover, I am currently building picosoc with the equivalence tiles enabled, the process reached the routing stage and is currently at the first iteration.
proteusguy has quit [Ping timeout: 250 seconds]
proteusguy has joined #symbiflow
<sf-slack2>
<mkurc> @litghost / @me1 I have the tool for traversing the rr graph. Its written in C++. Shall I create a PR with the code to symbiflow-arch-defs? Where shall I put it in the folder structure ?
proteusguy has quit [Ping timeout: 252 seconds]
<mithro>
kgugala: Morning?
<sf-slack2>
<kgugala> Morning
proteusguy has joined #symbiflow
proteusguy has quit [Excess Flood]
proteusguy has joined #symbiflow
<litghost>
mkurc: Any reason to not write the tool in python? Symbiflow-arch-defs is mostly written in Python, and I don't see a strong reason to have it in C++. Would you mind converting it, if it is not too much trouble?
<litghost>
mkurc: As for location <root>/utils is a good place for it
<litghost>
kem_ provides a commit that in theory should report stubs, but it doesn't report anything
<litghost>
Which is actually interesting, but did the analysis and showed that there was
<litghost>
because I did the analysis and showed that there was
<litghost>
So either there is a bug in kem_'s check, or something else is going on
<mithro>
litghost: You suggested that maybe something isn't being emitted or loaded correctly?
<litghost>
mithro: Don't know anymore. I think there may be a bug in the FASM edge emission code, still investigating
<litghost>
mithro: Because the FASM definitely has stubs
<litghost>
mithro: But if the VPR routing graph doesn't, then something is misisng
<mithro>
litghost: Yeah
<litghost>
mithro: I haven't proven where the problem is just yet, but if I'm correct that the VPR routing graph has no stubs, but the FASM output does have a stub, then we have a bug that could totally explain https://github.com/SymbiFlow/symbiflow-arch-defs/issues/491
<tpb>
Title: [XC7] Some designs fail on hardware · Issue #491 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com)
Bertl is now known as Bertl_oO
<mithro>
litghost: I guess that is good?
<litghost>
mithro: That we have a lead?
<mithro>
litghost: Yeah
<litghost>
mithro: Anyways, I think kem_'s code is just wrong
<litghost>
mithro: I'm trying a new algorithm to see if kem_'s stub checking code is broken
<litghost>
mithro: Ya, I think I've proven to myself that kem_'s stub detection was broken, so that avenue of thought is down
<litghost>
mithro: Back to figuring out what is wrong from the fasm2v output :/