<sorear> hx8k has 16 KB of block ram, it is not the chip’s strength
finsternis has quit [Ping timeout: 256 seconds]
finsternis has joined ##openfpga
unixb0y has quit [Ping timeout: 240 seconds]
unixb0y has joined ##openfpga
futarisIRCcloud has joined ##openfpga
<_florent_> m_w: for your config, this seems to work: lm32 with multi-cycle multiplier/barrel_shifter, i & d cache disabled, l2_size=8, integrated_rom_size=0x2000 and cmd_buffer_depth=1 on the controller
<cr1901_modern> Why can't l2_size be disabled? Is this a bug (b/c there's specifically logic to handle when l2_size == 0)
<m_w> _florent_: lemme give it a shot
<m_w> _florent_, is there a way to disable the instruction and data cache without editing lm32_config.v directly?
<mithro> Oh cool - people doing litedram on iCE40! :-P
<mithro> hey m_w / _florent_ / cr1901_modern!
m_w_ has joined ##openfpga
<m_w_> Timing estimate: 32.29 ns (30.97 MHz)
<cr1901_modern> Well, at least that seems to work
<m_w_> can't seem to reach 100Mhz
<m_w_> so it pukes post timing analysis
<cr1901_modern> Oh, you prob won't
<mithro> Probably good to start with 25MHz? :-P
<m_w_> so what is the best way to divide the input clock?
<m_w_> pll I guess
<m_w_> the instantiation of the pll was a bit foggy to me
m_w_ has quit [Client Quit]
genii has quit [Quit: golf, Leafs, golf...]
azonenberg_work has quit [Ping timeout: 256 seconds]
Bike has quit [Quit: Lost terminal]
rohitksingh_work has joined ##openfpga
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
<openfpga-github> [Glasgow] whitequark commented on issue #60: Merged. https://github.com/whitequark/Glasgow/issues/60#issuecomment-398970848
rohitksingh_work has quit [Ping timeout: 264 seconds]
rohitksingh_work has joined ##openfpga
m_w has quit [Quit: Leaving]
rqou has quit [Ping timeout: 240 seconds]
m_w has joined ##openfpga
<m_w> so I think I figured out the pll and I got the bitstream to compile
rqou_linodeisbro has joined ##openfpga
<m_w> now how do I shrink the firmware?
rqou_linodeisbro is now known as rqou_linodedown
<rqou_linodedown> i really need to get a backup server
m_w_ has joined ##openfpga
<m_w_> lm32-elf-ld: bios.elf section `.text' will not fit in region `rom'
<m_w_> lm32-elf-ld: region `rom' overflowed by 10268 bytes
m_w_ has quit [Client Quit]
<mithro> m_w: Probably want the firmware executing from SPI flash eventually...
<m_w> mithro: in the meantime?
<rqou_linodedown> er, you can try making the firmware 100% executing from SPI
<rqou_linodedown> (a la all of those chinese-designed microcontrollers)
<m_w> sounds like a PITA
<rqou_linodedown> why? just take a XIP SPI core and stick a cache in front
<m_w> because this python way of doing hardware is very foreign to me
<m_w> wondering if I have the room is the FPGA for a XIP SPI core
<rqou_linodedown> you can always write a naive FSM based one
<rqou_linodedown> should probably fit
<rqou_linodedown> then stick some kind of two-way set-associative cache in front of it
<m_w> mithro: and references that use it?
<mithro> m_w: just finding now
<rqou_linodedown> huh, i have no idea what's going on there, but it doesn't look like it's designed specifically for XIP? looks like a "generic" core?
<rqou_linodedown> huh, so it is designed for XIP
<mithro> rqou_linodedown: It's memory mapped
<rqou_linodedown> so accessing base+0xABCDEF will read from the flash at address 0xABCDEF?
<rqou_linodedown> in that case just stick some kind of cache in front
<mithro> In most cases we just execute the bios from flash and then copy the user firmware into the SDRAM memory
<mithro> rqou_linodedown: The CPU has a cache in it (unless you disable it) - which works quite well
<rqou_linodedown> yeah, just do that
<rqou_linodedown> good enough for Espressif/GigaDevice
<m_w> so the SPI flash that I am using is for the bitstream, wondering it can co-exist with the ROM code
<mithro> m_w: If your spiflash is big enough
<mithro> m_w: Tool here can build you a combined image -> https://github.com/timvideos/HDMI2USB-litex-firmware/blob/master/mkimage.py
<rqou_linodedown> wtf "At this time we have identified the connectivity issues affecting our Fremont data center as being the result of a power outage. Our team is working as quickly as possible to have connectivity restored. We will provide additional updates as they develop. "
<rqou_linodedown> why isn't this redundant?
<m_w> well I guess that is the next step then, not tonight though
ZipCPU has quit [Ping timeout: 240 seconds]
ZipCPU has joined ##openfpga
<azonenberg> rqou_linodedown: possibly upstream power outage?
<azonenberg> something taking out their ISP?
<azonenberg> are they multihomed there?
bitd has joined ##openfpga
<rqou_linodedown> i don't know, but it's still down
<rqou_linodedown> somehow linode seems pretty awful at ops
<rqou_linodedown> which is unfortunate considering that their servers are decent
<rqou_linodedown> ok, apparently ipv4 is back up (and my box got rebooted)
<rqou_linodedown> ipv6 is still hosed so the BNC is still hosed
elms has quit [Read error: Connection reset by peer]
<rqou_linodedown> anybody have recommendations for a different cloud provider that has competitive pricing and isn't bad at ops?
rqou has joined ##openfpga
<whitequark> digitalocean
<rqou> ah here we go
<rqou> hmm nope, still a lot of packet drop over v6
<zkms> digitalocean hasn't sucked for me so far, i run a freebsd VM on their shit and have for years without much issue at all
<rqou> yeah i might set up a backup server on digitalocean
<rqou> since i need a backup/staging server anyways
<rqou> anyways, looks like we're mostly back?
elms has joined ##openfpga
ZipCPU has quit [Ping timeout: 276 seconds]
soylentyellow__ has joined ##openfpga
soylentyellow_ has quit [Ping timeout: 268 seconds]
<rqou> BFS is a pretty good wire router for smol fpgas :P
<rqou> ugh ssh is super finicky
gnufan has quit [Ping timeout: 248 seconds]
<_florent_> m_w: if you don't want to use SPI Flash for now, just use a reduced firmware that can fit in the ROM, like this:
<_florent_> and as mithro said, you should run the cpu at 25MHz
<rqou> ok, pretty sure it's gpg-agent getting wedged when you hammer it too quickly
<rqou> i swear i should just write my own ssh agent
rqou_linodedown has quit [Quit: Page closed]
ZipCPU has joined ##openfpga
ZipCPU has quit [Ping timeout: 256 seconds]
pie_ has quit [Ping timeout: 260 seconds]
pie_ has joined ##openfpga
ZipCPU- has quit [Ping timeout: 264 seconds]
ZipCPU has joined ##openfpga
rohitksingh_work has quit [Read error: Connection reset by peer]
<m_w> _florent_: doesn't look like much of a firmware but it is a start
Bike has joined ##openfpga
genii has joined ##openfpga
<_florent_> m_w: yes, it was a skeleton
ondrej2 has quit [Quit: Leaving]
rohitksingh has joined ##openfpga
azonenberg_work has joined ##openfpga
pie_ has quit [Ping timeout: 255 seconds]
azonenberg_work has quit [Ping timeout: 260 seconds]
Ellied has quit [Ping timeout: 255 seconds]
m_w has quit [Quit: leaving]
rohitksingh has quit [Quit: Leaving.]
rohitksingh has joined ##openfpga
azonenberg_work has joined ##openfpga
Ellied has joined ##openfpga
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
digshadow has quit [Client Quit]
<rqou> current project chibi fuzzer is at 40k guesses left out of 110k initially
<rqou> and among the 70k guesses tried only about 5k work
<rqou> this is fine for Project Chibi, but I'm definitely going to need to come up with a better technique for Project Ravioli
rohitksingh has quit [Quit: Leaving.]
cr1901_modern has quit [Read error: No route to host]
cr1901_modern has joined ##openfpga
rohitksingh has joined ##openfpga
<azonenberg_work> rqou: your next project after that should be Project Tortellini, followed by Project Cannoli
<azonenberg_work> :p
digshadow has joined ##openfpga
<mithro> Anyone have thoughts on flat buffers?
<awygle> they seem cool
wpwrak has quit [Read error: Connection reset by peer]
wpwrak has joined ##openfpga
<awygle> does anyone have a means for generating packet diagrams for documenting protocols?
digshadow has quit [Ping timeout: 248 seconds]
pie_ has joined ##openfpga
digshadow has joined ##openfpga
rohitksingh has quit [Quit: Leaving.]
rohitksingh has joined ##openfpga
<shapr> awygle: if you find one, I'd like to use it
rohitksingh has quit [Quit: Leaving.]
digshadow has quit [Quit: Leaving.]
pie_ has quit [Ping timeout: 256 seconds]
Patater has quit [Ping timeout: 260 seconds]
Patater has joined ##openfpga
Adluc has joined ##openfpga
digshadow has joined ##openfpga
mumptai has joined ##openfpga
digshadow has quit [Quit: Leaving.]
<awygle> TIL i pay for sewer capacity, not just usage
Bike has quit [Ping timeout: 260 seconds]
pie_ has joined ##openfpga
digshadow has joined ##openfpga
<mithro> awygle: I was sure that wavedrom generated data structure diagrams but I can't find it now...
<awygle> mithro: i went on that exact same journey at about 11am today
<mithro> awygle: Are we both imagining something?
<awygle> mithro: berenstein bears
Ellied has quit [Ping timeout: 248 seconds]
<mithro> awygle: What was that thing that kc8apf used for the initial bitstream stuff?
<mithro> Hrm - that wasn't what I thinking of either -> http://formats.kaitai.io/edid/index.html
<mithro> awygle: I assume you want something like this output -> https://usercontent.irccloud-cdn.com/file/9TK2UNWr/image.png
<mithro> but nicer?
Bike has joined ##openfpga
<awygle> yeah basically, although that's not very clear imo
mumptai has quit [Quit: Verlassend]
bitd has quit [Quit: Leaving]
gnufan has joined ##openfpga
pie__ has joined ##openfpga
pie_ has quit [Read error: Connection reset by peer]
taralx has joined ##openfpga
GenTooMan has joined ##openfpga
genii has quit [Remote host closed the connection]