<lkcl>
using base classes (impossible in verilog), i converted the 32-bit FPU adder to 64 bit in under 90 minutes, and the divider to 64-bit in under TEN.
mumptai_ has quit [Quit: Verlassend]
mumptai_ has joined #m-labs
mumptai_ has quit [Client Quit]
mumptai has joined #m-labs
_whitelogger has joined #m-labs
proteusguy has quit [Ping timeout: 258 seconds]
kc5tja has joined #m-labs
proteusguy has joined #m-labs
mumptai has quit [Remote host closed the connection]