feldim2425 has quit [Quit: ZNC 1.8.x-git-91-b00cc309 - https://znc.in]
feldim2425 has joined #nmigen
lkcl: Awesome, I'll browse through all the source for that.
I'll need to eventually work on a lock-in amplifier that runs on my fpga, so I'd be happy to donate that to whatever nmigen standard library shows up that fits that kind of thing.
also critical features.
as usual the limiting factor is time/hands. nmigen-stdio needs a standard interface for data flow. it's easy for everybody to whip up their own that fits their specific use case (and i have done that myself), but anything that goes into an "official" nmigen repository becomes a maintenance burden, so we need to make sure it's designed properly for everybody's use cases. meanwhile we also have a lot of requests for things like cxxsim, which are
hands becomes difficult too because if not careful it's just more work for the maintainers (which is just wq right now, at least on nmigen-core). i personally am probably just barely in the black on that front, if at all.
all of which is to say - definitely a priority, not the #1 priority right now, but that's not out of a lack of interest just practicality
awygle: NLnet is very interested to receive a proposal to fund nmigen development work up to EUR 50,000, if that would help at all. anyone can be part of it (it just requires one person to have an address in the EEC)
that's entirely tax-deductible so is equivalent to earning 2x that as "salary"
that last part is a serious problem
(address in EEC)
or a home address. i have some spare people that might be able to be part of the team, to help with that
it's a silly thing because NLnet's original grant was from EU Horizon 2020
they don't have to *actively* live there. for example my home address i list as being in scotland (it's where all my letters are sent)
but i was in... mmm... Den Haag at the time, then moved to Taiwan etc. etc.
so jeanthom or any of the other EU contributors to nmigen could apply, *even if* they are physically outside of the EU
dumb question: is there something special i have to do to get the default_rst pin to reset all of my logic? I was assuming it would just automagically reset my signals but my design does not appear to be doing that
korken89 has quit [Remote host closed the connection]
Asu has quit [Remote host closed the connection]
chipmuenk has quit [Quit: chipmuenk]
jeanthom has quit [Ping timeout: 258 seconds]
electronic_eel has quit [Ping timeout: 268 seconds]
electronic_eel has joined #nmigen
jeanthom has joined #nmigen
moony has quit [Remote host closed the connection]