Lofty changed the topic of #prjmistral to: Project Mistral: Yosys (and hopefully nextpnr) on Cyclone FPGAs - https://github.com/ZirconiumX/mistral - logs: https://freenode.irclog.whitequark.org/prjmistral
emilazy_ has joined #prjmistral
emilazy has quit [Ping timeout: 240 seconds]
emilazy_ is now known as emilazy
mwk has quit [Ping timeout: 240 seconds]
mwk_ has joined #prjmistral
_whitelogger has joined #prjmistral
<Sarayan> wow, I'm looking at the chip planner, the iv is soooo much simpler
<Lofty> Yep :P
mwk_ is now known as mwk
peeps[zen] has quit [Ping timeout: 256 seconds]
peepsalot has joined #prjmistral
salarii has joined #prjmistral
jevinskie[m] has quit [Ping timeout: 260 seconds]
notafile has quit [Ping timeout: 260 seconds]
notafile has joined #prjmistral
jevinskie[m] has joined #prjmistral
<Sarayan> how does one use a vqm?
<Lofty> Sarayan: as in, get Quartus to compile it?
<Lofty> `set_global_assignment -name VQM_FILE netlist.vqm` in the qsf
<Lofty> It's treated as if it was a source file
<Sarayan> thanks
<Sarayan> I need more control over the configurations to be able to explain the muxes
<Sarayan> yep, it works, nice
<Lofty> Woo
salarii has quit [Remote host closed the connection]
<Sarayan> hmmm, you can only get a lut6?
<Lofty> Sarayan: to get smaller LUTs, duplicate the LUT
<Lofty> Like
<Lofty> To get a LUT4, duplicate the LUT value 4 times, and tie two of the pins to a constant
<Sarayan> I'm trying to have all 8 inputs active :-)
<Lofty> Then you want two LUT4s with no common terms
<Sarayan> well maybe 6 is enough
<Lofty> That will pack into 8 inputs
<Sarayan> you sure it's not going to go to two different labs?
<Lofty> Not if you use `set_location_assignment` to give it no choice
<Sarayan> ohhh you can do that?
<Sarayan> teach me sensei :-)
<Lofty> I can't remember how to do it
<Sarayan> mwahahaha I have a sad
<Lofty> But if you synthesise a design with Quartus
<Sarayan> you can have it generate a vqm?
<Lofty> And then do `quartus_cdb --back_annotate=routing`, it will fill the QSF with the placement information
<Lofty> (and also dump routing information)
<Lofty> Hell, just do it on your design with a single LUT6
<Lofty> You'll get the same info
<Sarayan> ohhh, you can select the ffs and all, I can force the damn loopbacks
<Lofty> It's great, isn't it?
<Sarayan> I surely is
<Sarayan> It
<Sarayan> I'm splitting the 14-bits "mode" mux into something closer to the elementary muxes
<Sarayan> otherwise it's way too hard to explain
<Lofty> I mean, not necessarily
<Lofty> Do you have like one-hot muxes in there?
<Sarayan> not many
<Sarayan> the clk mux is one-hot
<Sarayan> pretty much the only one
<Sarayan> but it's a little annoying to explain the global muxes configurations when I'm not even sure what they are :-)
guest46 has joined #prjmistral
salarii has joined #prjmistral
salarii has quit [Remote host closed the connection]
salarii has joined #prjmistral
salarii has quit [Remote host closed the connection]
salarii has joined #prjmistral
guest46 has quit [Remote host closed the connection]