Lofty changed the topic of #prjmistral to: Project Mistral: Yosys (and hopefully nextpnr) on Cyclone FPGAs - https://github.com/ZirconiumX/mistral - logs: https://freenode.irclog.whitequark.org/prjmistral
_whitelogger has joined #prjmistral
notafile has quit [Quit: killed]
emily has quit [Quit: killed]
jevinskie[m] has quit [Quit: killed]
kprasadvnsi[m] has quit [Quit: killed]
notafile has joined #prjmistral
kprasadvnsi[m] has joined #prjmistral
jevinskie[m] has joined #prjmistral
emily has joined #prjmistral
_whitelogger has joined #prjmistral
notafile has joined #prjmistral
peepsalot has quit [Ping timeout: 265 seconds]
peepsalot has joined #prjmistral
<Sarayan> Is there any good documentation of the IOBs? Or a documentation of the verilog parts maybe?
<Sarayan> 'kay, found a bunch of docs