Lofty changed the topic of #prjmistral to: Project Mistral: Yosys (and hopefully nextpnr) on Cyclone FPGAs - https://github.com/ZirconiumX/mistral - logs: https://freenode.irclog.whitequark.org/prjmistral
_whitelogger has joined #prjmistral
vup has quit [Quit: No Ping reply in 180 seconds.]
vup has joined #prjmistral
_whitelogger has joined #prjmistral
SpaceCoaster has left #prjmistral [#prjmistral]
* chipb grumbles at quartus install size.
<bwidawsk> chipb: it is overcompensating :P
<yorick> yeah, it's too big for my nix cache :/
<Lofty> Well, we'll do what we can to shrink it :P
QDX45 has joined #prjmistral
<chipb> let me know when you catch up to arria/stratix/agilex. ;_;
<Lofty> chipb: If Cyclone 10GX chips are just low-binned Arria 10GX chips, that shouldn't be so tricky