00:54
zetta1 has quit [Quit: WeeChat 2.1]
01:07
luismarques has joined #yosys
01:10
promach_ has joined #yosys
01:37
promach_ has quit [Quit: WeeChat 2.1]
01:41
tinyfpga has quit [Ping timeout: 245 seconds]
01:42
tinyfpga has joined #yosys
01:43
digshadow has quit [Ping timeout: 244 seconds]
01:50
emeb has quit [Quit: Leaving.]
01:52
emeb_mac has joined #yosys
01:54
luismarques has quit [Quit: luismarques]
02:00
seldridge has joined #yosys
02:15
digshadow has joined #yosys
02:20
<
promach >
daveshah: For my Ubuntu 18.04 yosys "make", I have "/usr/bin/x86_64-linux-gnu-ld: cannot find -ltcl8.5" , but my system had tcl 8.6 installed
02:21
<
promach >
is this a small bug in yosys makefile ?
02:21
<
promach >
However, I found "LDLIBS += -ltcl86 -lwsock32 -lws2_32 -lnetapi32" in the Makefile
02:31
digshadow has quit [Quit: Leaving.]
02:42
digshadow has joined #yosys
03:50
promach has quit [Quit: WeeChat 2.1-dev]
03:53
digshadow has quit [Ping timeout: 260 seconds]
04:13
digshadow has joined #yosys
04:21
promach has joined #yosys
04:33
maartenBE has quit [Ping timeout: 240 seconds]
04:36
maartenBE has joined #yosys
05:00
seldridge has quit [Ping timeout: 265 seconds]
05:23
dys has joined #yosys
06:37
emeb_mac has quit [Ping timeout: 260 seconds]
07:05
promach has quit [Quit: WeeChat 2.1-dev]
07:34
pie_ has joined #yosys
07:35
promach has joined #yosys
07:50
X-Scale has quit [Ping timeout: 244 seconds]
07:57
dys has quit [Ping timeout: 240 seconds]
08:21
promach has quit [Quit: WeeChat 2.1-dev]
08:24
promach has joined #yosys
08:55
ZipCPU has quit [Ping timeout: 256 seconds]
09:00
ZipCPU has joined #yosys
09:38
X-Scale has joined #yosys
09:39
indy has joined #yosys
10:16
luismarques has joined #yosys
10:20
promach has quit [Quit: WeeChat 2.1-dev]
10:39
mattvenn has joined #yosys
11:45
luismarques has quit [Quit: luismarques]
11:48
promach has joined #yosys
12:08
luismarques has joined #yosys
13:48
promach_ has joined #yosys
14:26
luismarques has quit [Quit: luismarques]
14:27
seldridge has joined #yosys
14:43
seldridge has quit [Ping timeout: 260 seconds]
14:45
jwhitmore has joined #yosys
15:04
luismarques has joined #yosys
15:08
seldridge has joined #yosys
15:09
promach has quit [Ping timeout: 256 seconds]
15:09
promach has joined #yosys
15:19
emeb has joined #yosys
15:20
seldridge has quit [Ping timeout: 264 seconds]
15:34
seldridge has joined #yosys
16:44
promach_ has quit [Quit: WeeChat 2.1]
16:45
luismarques has quit [Quit: luismarques]
16:53
cr1901_modern has quit [Ping timeout: 255 seconds]
17:01
cr1901_modern has joined #yosys
17:17
digshadow has quit [Ping timeout: 260 seconds]
17:31
luismarques has joined #yosys
17:38
svenn has quit [Ping timeout: 264 seconds]
17:49
svenn has joined #yosys
17:53
luismarques has quit [Quit: luismarques]
18:00
jwhitmore has quit [Ping timeout: 240 seconds]
18:03
proteus-guy has joined #yosys
18:04
<
mithro >
daveshah: Is there an easy place to get the name of all the "primitives" inside yosys?
18:04
<
keesj >
how many input/outputs does a simple lut have?
18:05
<
mithro >
keesj: Depends on the architecture - LUT4 for ice40, LUT6 for most modern Xilinx stuff
18:06
<
tpb >
Title: yosys/simcells.v at master · YosysHQ/yosys · GitHub (at github.com)
18:06
<
daveshah >
need to find the coarse-grained ones
18:06
<
tpb >
Title: yosys/simlib.v at master · YosysHQ/yosys · GitHub (at github.com)
18:07
digshadow has joined #yosys
18:11
jwhitmore has joined #yosys
18:27
mjoldfield has quit []
18:36
cr1901_modern has quit [Ping timeout: 265 seconds]
18:38
cr1901_modern has joined #yosys
18:42
mjoldfield has joined #yosys
18:52
svenn has quit [Read error: Connection reset by peer]
18:52
svenn has joined #yosys
18:55
<
mithro >
daveshah: Thanks!
18:59
<
daveshah >
mithro: FYI, you can also type 'help <cell name>' to see info about a particular cell
19:02
m_w has joined #yosys
19:21
<
keesj >
I wonder why simcells.v
19:21
<
keesj >
does not have any thing with multipl outputs (e.g. the carry discussed yesteday)
19:21
<
keesj >
does this happen during the mapping or similar?
19:28
seldridge has quit [Ping timeout: 240 seconds]
19:33
<
daveshah >
keesj: those are primarily intended as a generic ASIC synthesis cell library, although the DFF primitives there are used for fpga synthesis too
19:33
<
tpb >
Title: yosys/cells_sim.v at master · YosysHQ/yosys · GitHub (at github.com)
19:34
<
daveshah >
Note that SB_CARRY only has a carry output
19:34
<
daveshah >
arachne-pnr combines that with a LUT and FF if one exists to form an ICESTORM_LC during packing
19:44
_whitelogger has joined #yosys
19:46
seldridge has joined #yosys
19:58
jwhitmore has quit [Ping timeout: 276 seconds]
19:59
cr1901_modern has quit [Ping timeout: 268 seconds]
20:15
tinyfpga has quit [Ping timeout: 240 seconds]
20:15
tinyfpga has joined #yosys
20:21
<
keesj >
daveshah: thanks for the info I understand it better now
20:27
<
mithro >
daveshah: I don't quite get the difference between $dffe and $_DFFE_ ?
20:30
seldridge has quit [Ping timeout: 240 seconds]
20:31
<
daveshah >
mithro: $dffe is a coarse grain
*word wide* cell, whereas $_DFFE_ is a gate level
*single bit* cell
20:31
<
mithro >
daveshah: Ahh
20:31
<
daveshah >
$dffe also has configurable polarities, whereas for $_DFFE_s this is done using different cell types
20:32
<
daveshah >
They will then map directly to FPGA or ASIC resources
20:34
<
daveshah >
Chapter 5 of the Yosys Manual also has some good info on this
20:43
cr1901_modern has joined #yosys
20:46
seldridge has joined #yosys
21:13
Kooda1 is now known as Kooda
21:15
svenn has quit [Read error: Connection reset by peer]
21:15
svenn has joined #yosys
22:41
indy has joined #yosys
23:01
seldridge has quit [Ping timeout: 240 seconds]
23:39
promach_ has joined #yosys
23:55
tpb has quit [Remote host closed the connection]
23:55
tpb has joined #yosys