pie_ has joined #yosys
m_w has quit [Ping timeout: 264 seconds]
emeb has quit [Quit: Leaving.]
<
mithro>
Is there an easy way to split inout wires into two separate wires?
<
mithro>
Looks like you can deminout ...
<
mithro>
An there is tribuf ...
<
ZipCPU>
What are you trying to do?
<
mithro>
ZipCPU: I have a module with has an inout pin - but I need it to be seperate input and output pins
<
ZipCPU>
You'll need a tristate pin as well.
<
ZipCPU>
Which architecture, ice40?
<
tpb>
Title: icozip/ppio.v at master · ZipCPU/icozip · GitHub (at github.com)
<
mithro>
ZipCPU: So, vpr doesn't support inout ports -- so that SB_IO needs to be separated into input/output
<
ZipCPU>
That's what the ppio example does for you.
<
mithro>
ZipCPU: that ppio example creates the SB_IO primitive
<
ZipCPU>
I would prefer if the primitive were inferred. Yosys doesn't do that (yet) tho.
<
mithro>
ZipCPU: The SB_IO primitive has a inout port - PACKAGE_PIN
<
ZipCPU>
Yes. That's the wire that goes to the I/O pin of your device
<
mithro>
I need to split PACKAGE_PIN into PACKAGE_PIN_I and PACKAGE_PIN_O ports
<
ZipCPU>
I'm confused.
<
ZipCPU>
You have two external pins?
<
ZipCPU>
An input and an output pin?
<
mithro>
ZipCPU: No - Verilog to Routing doesn't support inout port specifications, it models them with two seperate in/out ports
<
ZipCPU>
Most designs will have at the top level a line looking like: pin = (trien) ? out : 1'bz;
<
ZipCPU>
Usually you can look at that line to figure out how to split the inout port.
<
mithro>
ZipCPU: So, I need a yosys command which modifies the loaded rtl to split the PACKAGE_PIN into the two ports
<
ZipCPU>
I'm not aware of such a command.
<
ZipCPU>
Last I had heard, yosys only had partial support for inouts ... and that wasn't supported.
<
mithro>
I was sure that clifford had such a command for cases were the sat solver didn't support inout either?
<
ZipCPU>
If he did, I'd love to learn of it myself.
<
ZipCPU>
It would make some I/O interfaces much easier.
<
mithro>
ZipCPU: Unless I'm going crazy
<
ZipCPU>
I'll race you to it.
<
ZipCPU>
Crazy that is.
seldridge has quit [Ping timeout: 264 seconds]
ar3itrary has quit [Ping timeout: 244 seconds]
ar3itrary has joined #yosys
ar3itrary has quit [Ping timeout: 256 seconds]
ar3itrary has joined #yosys
promach has quit [Quit: WeeChat 2.1-dev]
promach has joined #yosys
eduardo_ has quit [Ping timeout: 276 seconds]
_whitelogger has joined #yosys
rqou has joined #yosys
xa0 has joined #yosys
jhol has joined #yosys
proteusguy has joined #yosys
jeandet has joined #yosys
lvrp16 has joined #yosys
_florent_ has joined #yosys
sorear has joined #yosys
andi- has joined #yosys
guan has joined #yosys
xerpi has joined #yosys
jaafar has quit [Quit: Konversation terminated!]
<
TD-Linux>
tinyfpga, did you have a particular header in mind to solder to the extra bottom bx pads? or are they just for wires
ralu has quit [Ping timeout: 264 seconds]
ralu has joined #yosys
jwhitmore has joined #yosys
xa0 has quit [Excess Flood]
xa0 has joined #yosys
jwhitmore has quit [Ping timeout: 276 seconds]
proteusguy has quit [Ping timeout: 276 seconds]
proteusguy has joined #yosys
jwhitmore has joined #yosys
jwhitmore has quit [Ping timeout: 260 seconds]
massi has joined #yosys
proteus-guy has quit [Ping timeout: 240 seconds]
xerpi has quit [Quit: Leaving]
massi has quit [Remote host closed the connection]
massi has joined #yosys
m_t has joined #yosys
indy has joined #yosys
eduardo__ has quit [Quit: Ex-Chat]
massi has quit [Remote host closed the connection]
dxld has quit [Quit: Bye]
dxld has joined #yosys
massi has joined #yosys
seldridge has joined #yosys
xa0 has quit [Ping timeout: 244 seconds]
xa0 has joined #yosys
luismarques has joined #yosys
promach_ has joined #yosys
andi- has quit [Ping timeout: 276 seconds]
andi- has joined #yosys
fsasm has joined #yosys
m_w has joined #yosys
<
tinyfpga>
TD-Linux: just a standard 2.54mm pitch surface mount header
xa0 has quit [Excess Flood]
xa0 has joined #yosys
m_t has quit [Quit: Leaving]
emeb has joined #yosys
luismarques has quit [Quit: luismarques]
proteus-guy has joined #yosys
seldridge has quit [Ping timeout: 255 seconds]
seldridge has joined #yosys
jwhitmore has joined #yosys
luismarques has joined #yosys
luismarques has quit [Client Quit]
jwhitmore has quit [Ping timeout: 256 seconds]
seldridge has quit [Ping timeout: 240 seconds]
massi has quit [Quit: Leaving]
fsasm has quit [Ping timeout: 240 seconds]
dys has joined #yosys
digshadow has quit [Quit: Leaving.]
pie_ has quit [Ping timeout: 244 seconds]
promach_ has quit [Ping timeout: 245 seconds]
jwhitmore has joined #yosys
m_w has quit [Ping timeout: 268 seconds]
digshadow has joined #yosys
maikmerten has joined #yosys
m_t has joined #yosys
maikmerten has quit [Remote host closed the connection]
maikmerten has joined #yosys
jwhitmore has quit [Ping timeout: 245 seconds]
m_w has joined #yosys
pie_ has joined #yosys
maikmerten has quit [Remote host closed the connection]
X-Scale has quit [Ping timeout: 248 seconds]
emeb has quit [Ping timeout: 255 seconds]
X-Scale has joined #yosys
emeb has joined #yosys
pie_ has quit [Ping timeout: 256 seconds]
emeb has quit [Ping timeout: 245 seconds]
emeb has joined #yosys
pie_ has joined #yosys
pie_ has quit [Read error: Connection reset by peer]
pie__ has joined #yosys
emeb has quit [Ping timeout: 244 seconds]
emeb has joined #yosys
pie__ has quit [Remote host closed the connection]
pie__ has joined #yosys
emeb has quit [Ping timeout: 276 seconds]
emeb has joined #yosys
ravenexp has quit [Ping timeout: 244 seconds]
ravenexp has joined #yosys
pie__ has quit [Remote host closed the connection]
pie__ has joined #yosys
m_w has quit [Quit: Leaving]
pie__ has quit [Remote host closed the connection]
pie__ has joined #yosys
tpb has quit [Remote host closed the connection]
tpb has joined #yosys