lutsabound has quit [Quit: Connection closed for inactivity]
seldridge has joined #yosys
xa0 has quit [Ping timeout: 265 seconds]
xa0 has joined #yosys
emeb_mac has quit [Ping timeout: 260 seconds]
emeb_mac has joined #yosys
emeb_mac has quit [Ping timeout: 244 seconds]
emeb_mac has joined #yosys
seldridge has quit [Ping timeout: 244 seconds]
emeb_mac has quit [Ping timeout: 240 seconds]
emeb_mac has joined #yosys
promach has quit [Quit: WeeChat 2.1-dev]
ChrisC_ has joined #yosys
ChrisC_ has quit [Ping timeout: 252 seconds]
emeb_mac has quit [Ping timeout: 256 seconds]
emeb_mac has joined #yosys
<cr1901_modern>
Is there a feature freeze or something of yosys right now? Usually PRs I make are merged in a few days. These few have taken 20 and 10 days respectively
<cr1901_modern>
And I _still_ have a path bug to fix
emeb_mac has quit [Ping timeout: 265 seconds]
emeb_mac has joined #yosys
emeb_mac has quit [Client Quit]
promach has joined #yosys
cr1901_modern has quit [Read error: Connection reset by peer]
cr1901_modern has joined #yosys
jaafar has quit [Ping timeout: 240 seconds]
digshadow has quit [Ping timeout: 260 seconds]
proteus-guy has quit [Remote host closed the connection]
digshadow has joined #yosys
proteus-guy has joined #yosys
dys has joined #yosys
leviathan has joined #yosys
dys has quit [Ping timeout: 264 seconds]
proteus-guy has quit [Remote host closed the connection]
<maikmerten>
yay, my HX8K breakout board arrived. I find it funny that the FPGA device is still labeled "SiliconBlue", despite Lattice having bought them in... 2011?
<daveshah>
I suspect they just made one big batch of devboards ages ago
<maikmerten>
(manufacturing date seems to be 30th week of 2012...)
<maikmerten>
yeah, guess they just went the "big batch" route
<maikmerten>
another board in my local hackerspace also has the SiliconBlue marking
<shapr>
now I have to check my devboard when I get home
<maikmerten>
mouser still has hundreds available for immediate dispatch... wonder if Lattice outsourced the storage costs ;-)
mjoldfie_ has quit [Read error: Connection reset by peer]
mjoldfield has joined #yosys
mjoldfield has quit [Read error: Connection reset by peer]
mjoldfield has joined #yosys
<TD-Linux>
yeah mine is also siliconblue
<maikmerten>
I guess we have pattern then :-)
<mithro>
Apparently they where about to throw away a whole stack when the icestorm stuff hit
<maikmerten>
would be interesting to get some data on how icestorm affected the adoption of those iCE FPGAs - but I guess there's none to be had :-(
<mithro>
maikmerten: Definitely not anything publically
<sorear>
I’m sure it helped sell devboards, but are those ever a meaningful fraction of volume?
<TD-Linux>
their volumes are probably enormous, some iPhones have ice40s
<sorear>
What would be interesting to know is if that or any other major use was caused by icestorm
<sorear>
idk if the timing is possible in that case specifically
<mithro>
sorear: Never underestimate how frequently people end up "using what they know" -- Probably a large number of people now know that lattice *exists* compared to previously only ever considering Altera / Xilinx
<TD-Linux>
yeah, I wouldn't be surprised if icestorm created more Diamond users as well :)
<sorear>
mithro: very true
<mithro>
Although after using icestorm and *then* using the proprietary tools, you might just never use FPGAs again :-P
dxld has quit [Quit: Bye]
<sorear>
(is icestorm the only toolchain that supports macOS?)
<mithro>
I think so?
dxld has joined #yosys
promach_ has quit [Ping timeout: 244 seconds]
<sorear>
It’ll be interesting to see what changes when the ecp5 stuff is ready
<maikmerten>
ecp5... as in Cyclone V?
<maikmerten>
oh, no, that's Lattice, too
<maikmerten>
(I have a few Cyclone II boards called "ep2c5" and got side-tracked by that)
<sorear>
There are a couple active projects but ecp5 seems closest
<maikmerten>
ecp5 looks really decent
<maikmerten>
guess it comes from a completely different design family than iCE, which just got aquired
<sorear>
Yes
<maikmerten>
huh, on the HX8K eval board the 12 MHz oscillator is apparently not connected to a pin that can drive the PLL?!
<maikmerten>
fatal error: bad constraint on `clk_12mhz': no PLL at pin J3
<mjoldfield>
maikmerten: YMMV, I am a complete newbie with this stuff.
<maikmerten>
we have something common then :-)
<maikmerten>
that's always nice!
<maikmerten>
mjoldfield, thanks, that actually helped
<maikmerten>
had to instantiate SB_PLL40_CORE
<maikmerten>
(instead of _PAD)
<mjoldfield>
Oh good
<daveshah>
sorear: we have a blinky for the ecp5 now built using a fully FOSS Verilog to bitstream flow, and ECP5 synthesis just got merged into Yosys today
<daveshah>
the P&R still needs work and tidying up before its something that others could actually build/use but we're aiming for a release at the end of the month
<daveshah>
this will still be very basic, probably just IO, logic and distributed RAM
<daveshah>
EBR, DSP, fancy IO features, etc will come over the next few months
fsasm has quit [Ping timeout: 256 seconds]
<sorear>
Ooh, thanks for the update
<sorear>
Will the EOM release also have ice40 vtr?
<daveshah>
yes, mithro is working on that
<mithro>
Yes, at this very moment
emeb has quit [Ping timeout: 240 seconds]
<mithro>
Maybe even some support for Artix-7 stuff in VtR if I can figure out this ice40 timing stuff which would allow me to get back to that
emeb has joined #yosys
eduardo_ has quit [Ping timeout: 256 seconds]
eduardo_ has joined #yosys
maikmerten has quit [Quit: Ex-Chat]
xerpi has joined #yosys
xerpi has quit [Remote host closed the connection]
xerpi has joined #yosys
sandeepkr has quit [Ping timeout: 240 seconds]
sandeepkr has joined #yosys
kuldeep has quit [Read error: Connection reset by peer]
sandeepkr has quit [Read error: Connection reset by peer]