<tpb>
Title: GitHub - mattvenn/hyperram at icestick-example (at github.com)
<mattvenn>
any guidance appreciated!
<daveshah>
mattvenn: the ce -> ltout is hopefully fixed in the latest icestorm (by funny coincidence this issue that has not surfaced for years was found a few weeks ago by someone else)
<daveshah>
however I wouldn't expect to see that at all in a design from arachne-pnr?
<mattvenn>
is it to do with with SB_IO blocks I'm using to get inout pins working?
<mattvenn>
yes, new icetime works with no errors - timing estimate of 105MHz, so my guess about timing isn't correct
<mattvenn>
my target is the icestick, with a 12Mhz clock
jwhitmore_ has joined #yosys
<mattvenn>
some other strangeness. If I assign a new pin to the serial tx so I can look at it on the scope
<mattvenn>
output tx2
<mattvenn>
assign tx2 = tx;
<mattvenn>
then the serial port stops functioning, no bytes ever sent
<mattvenn>
(with hyperram module enabled)
<mattvenn>
with hyperram removed - all works as expected
<mattvenn>
I don't really know how to progress from here
<mattvenn>
why would adding a new wire stop the design from working?
pie_ has quit [Ping timeout: 264 seconds]
jwhitmore_ has quit [Ping timeout: 276 seconds]
ZipCPU has quit [Read error: Connection reset by peer]
ZipCPU has joined #yosys
fsasm has quit [Ping timeout: 260 seconds]
ZipCPU has quit [Ping timeout: 240 seconds]
ZipCPU has joined #yosys
ZipCPU|Alt has joined #yosys
ZipCPU|Alt has quit [Remote host closed the connection]
ZipCPU|Alt has joined #yosys
ZipCPU|Alt has quit [Remote host closed the connection]
<daveshah>
Yes - I can't see any reason why you would use them separately anyway
<elms>
yeah, trying something with VPR and it's packing some together such that one has a cen and one is always 1. Guess we need to stop those from being packed in the same time. Thanks!
<daveshah>
Yes, you will need to
zkrx has quit [Read error: Connection reset by peer]
zkrx has joined #yosys
<mattvenn>
ZipCPU: no plls
<ZipCPU>
Ok, then that's not your problem.
<mattvenn>
the only other time I've experienced things working funny on addition or removal of a wire or register was due to timing issues
<mattvenn>
maikmerten: looks cool! are there spare wires you can use for more pmods?
<ZipCPU>
mattvenn: I'm also struggling to understand what would cause your issue(s). It's not making sense here, no matter how many times I read your description.
<ZipCPU>
mattvenn: To understand why icetime is failing, let me ask how many clocks are being used in your design? (I know you said you weren't using any PLL's)
<maikmerten>
mattvenn, some pins are left, but not enought for a 2x6 PMOD
<maikmerten>
*enough
<maikmerten>
those 2x20 headers carry surprisingly few signals
<maikmerten>
given that there's about 10 GNDs per connector
<maikmerten>
*there are
<maikmerten>
also it's a hazzle to route signals between those pin headers to the right hand side, which explains the weird lines at the top of the board