clifford changed the topic of #yosys to: Yosys Open SYnthesis Suite: http://www.clifford.at/yosys/ -- Channel Logs: https://irclog.whitequark.org/yosys
promach_ has joined #yosys
promach_ has quit [Quit: WeeChat 2.1]
<promach> I am bit stucked at UART multiclock induction as in https://i.imgur.com/c0iLxUu.png . I hope some inputs could give me something that I could work on
emeb has quit [Quit: Leaving.]
emeb_mac has joined #yosys
seldridge has quit [Ping timeout: 245 seconds]
aiju has quit [Ping timeout: 240 seconds]
leviathan has joined #yosys
aiju has joined #yosys
dys has joined #yosys
sklv has quit [Quit: quit]
xerpi has joined #yosys
[X-Scale] has joined #yosys
<keesj> promach: what is multiclock induction?
X-Scale has quit [Ping timeout: 240 seconds]
[X-Scale] is now known as X-Scale
emeb_mac has quit [Quit: Leaving.]
<keesj> what is the difference between &shift_reg == 1 and shift_reg == 0?
<promach> keesj: multiclock means dissimilar clock domain
<promach> keesj: I think I know what is missing in my assertions
<promach> thanks keesj
GuzTech has joined #yosys
dys has quit [Ping timeout: 256 seconds]
aiju has quit [Ping timeout: 245 seconds]
<keesj> I think .. this is called clock domain crossing
<promach> yup
<keesj> cool
aiju has joined #yosys
AlexDaniel has quit [Ping timeout: 264 seconds]
mjoldfield has quit [Ping timeout: 260 seconds]
leviathan has quit [Quit: http://quassel-irc.org - Chat comfortably. Anywhere.]
fsasm has joined #yosys
_whitelogger has joined #yosys
aiju has quit [Ping timeout: 276 seconds]
grummel has quit [Ping timeout: 256 seconds]
aiju has joined #yosys
aiju has quit [Ping timeout: 248 seconds]
xerpi has quit [Quit: Leaving]
aiju has joined #yosys
grummel has joined #yosys
<ZipCPU> &shift_reg uses the reduction operator to "and" all of the bits in shift_reg together. If the result is one, then all of the bits must've been true.
<ZipCPU> keesj
<ZipCPU> keesj: Using multiple clocks is not called a clock domain crossing (CDC). It only becomes a CDC when data from one of those clock domains (transmitter) crosses over and into another (the receiver)
<keesj> I will get myself a nice verilog book for the summer!
kraiskil has joined #yosys
indy has quit [Ping timeout: 240 seconds]
mjoldfield has joined #yosys
jwhitmore has joined #yosys
promach_ has joined #yosys
leviathan has joined #yosys
kraiskil has quit [Quit: Leaving]
kensan_ is now known as Kensan
indy has joined #yosys
seldridge has joined #yosys
emeb has joined #yosys
GuzTech has quit [Quit: Leaving]
m_w has joined #yosys
[X-Scale] has joined #yosys
X-Scale has quit [Ping timeout: 268 seconds]
[X-Scale] is now known as X-Scale
dys has joined #yosys
indy has quit [Ping timeout: 240 seconds]
seldridge has quit [Ping timeout: 255 seconds]
tinyfpga has quit [Ping timeout: 240 seconds]
tinyfpga has joined #yosys
indy_ has joined #yosys
Kensan has left #yosys [#yosys]
promach_ has quit [Quit: WeeChat 2.1]
fsasm has quit [Ping timeout: 240 seconds]
seldridge has joined #yosys
sklv has joined #yosys
seldridge has quit [Ping timeout: 255 seconds]
seldridge has joined #yosys
X-Scale has quit [Ping timeout: 260 seconds]
X-Scale has joined #yosys
<mithro> Hrm -- the example at https://github.com/cliffordwolf/icestorm/tree/master/examples/iceblink doesn't seem to work on my iceblink40 board :-/
<tpb> Title: icestorm/examples/iceblink at master · cliffordwolf/icestorm · GitHub (at github.com)
<daveshah> I think the pinout may be different between hx and lp
<daveshah> Not entirely sure though
<daveshah> Also, the iceblink uses a really weird programmer
<daveshah> mithro: ^
<mithro> Hrm -- the pcf file uses numbers but board seems to have a BGA numbers? http://www.latticesemi.com/view_document?document_id=47108
<daveshah> mithro: yes that's what I meant above
<daveshah> You have the LP board with the BGA, Clifford was using the HX board with the qfp
<daveshah> Blame lattice for having two almost identical but incompatible boards
mazzoo has quit [Ping timeout: 240 seconds]
mazzoo has joined #yosys
<mithro> Yeah - looks like it
<mithro> daveshah: Okay, that seems to be working now
<mithro> lunch time for me!
<daveshah> Great! Enjoy lunch
<mithro> daveshah: Sent a pull request with an update to the readme at https://github.com/cliffordwolf/icestorm/pull/169
<tpb> Title: Update README to be clearer by mithro · Pull Request #169 · cliffordwolf/icestorm · GitHub (at github.com)
mobius has quit [Remote host closed the connection]
<daveshah> mithro: Thanks!
<mithro> daveshah: I'll probably send through a working pcf file shortly
<mithro> ZipCPU: you ponged?
<ZipCPU> I'm here. ;)
ravenexp has quit [Quit: WeeChat 2.1]
ravenexp has joined #yosys
AlexDaniel has joined #yosys
jwhitmore has quit [Ping timeout: 240 seconds]
leviathan has quit [Quit: http://quassel-irc.org - Chat comfortably. Anywhere.]
jwhitmore has joined #yosys
pie_ is now known as ^pie_^
emeb has quit [Ping timeout: 276 seconds]
emeb has joined #yosys
^pie_^ is now known as pie_
jwhitmore has quit [Ping timeout: 240 seconds]
m_w has quit [Quit: Leaving]
tpb has quit [Remote host closed the connection]
tpb has joined #yosys