<cyrozap> Cascade - A Just-In-Time Compiler for Verilog: https://github.com/vmware/cascade
wbraun has quit [Quit: wbraun]
[X-Scale] has joined ##openfpga
X-Scale has quit [Ping timeout: 244 seconds]
[X-Scale] is now known as X-Scale
m_w has quit [Ping timeout: 268 seconds]
wbraun has joined ##openfpga
_whitelogger has joined ##openfpga
taralx has joined ##openfpga
taralx is now known as taral
unixb0y has quit [Ping timeout: 245 seconds]
unixb0y has joined ##openfpga
lovepon has joined ##openfpga
m_w has joined ##openfpga
rohitksingh_work has joined ##openfpga
_whitelogger has joined ##openfpga
eightdot has quit [Remote host closed the connection]
Miyu has quit [Ping timeout: 252 seconds]
eightdot has joined ##openfpga
wbraun has quit [Ping timeout: 246 seconds]
m_w has quit [Quit: Leaving]
wbraun has joined ##openfpga
jevinski_ has joined ##openfpga
jevinskie has quit [Ping timeout: 260 seconds]
mithro has quit [Excess Flood]
Maylay has quit [Quit: Pipe Terminated]
mithro has joined ##openfpga
Maylay has joined ##openfpga
jevinski_ has quit [Ping timeout: 260 seconds]
jevinskie has joined ##openfpga
lovepon has quit [Ping timeout: 264 seconds]
lovepon has joined ##openfpga
Lord_Nightmare has quit [Ping timeout: 246 seconds]
indy has quit [Remote host closed the connection]
indy has joined ##openfpga
lovepon has quit [Ping timeout: 250 seconds]
iximeow has quit [Ping timeout: 264 seconds]
Lord_Nightmare has joined ##openfpga
iximeow has joined ##openfpga
wbraun has quit [Quit: wbraun]
<SolraBizna> why does it creep me out when a tool successfully identifies and global-promotes my clocks
<daveshah> heh, global clock promotion is one of the easiest parts of the flow tbh
<SolraBizna> I imagine so
<SolraBizna> the thing that *should* be creeping me out is the BRAM promotion that's happening
<SolraBizna> AFAIK, there's no logic in here that should be promotable, but... the tools do not lie
<SolraBizna> s/promotion/inferrance/
<daveshah> Yosys is pretty clever at BRAM, as long as it is possible within the limits of the hardware
GuzTech has joined ##openfpga
GuzTech has quit [Client Quit]
GuzTech has joined ##openfpga
<GuzTech> Hi \o
<GuzTech> Question: I've got to nerdsnipe some potential embedded systems master student, and I want to show a cool FPGA demo. What would you consider?
<GuzTech> Boards I've got lying around: https://twitter.com/BitlogIT/status/1062283581303767040
<whitequark> daveshah: one issue with yosys bram promotion is it's like
<whitequark> if I have 30 huge BRAMs and one 4-deep
<whitequark> and the FPGA only has 30 BRAMs total
<whitequark> yosys will promote all 31
<whitequark> for iCE40
<daveshah> yes, this is something we need to look at at some point
<daveshah> I think we might look at this when we do DSPs
<daveshah> where this could be an even bigger issue
<whitequark> alright
<whitequark> it's really impressive how well yosys+nextpnr works, really
<whitequark> i've barely had to report any bugs
<whitequark> well, the tristates are fucked, but meh
<whitequark> after reading the verilog spec on tristates i feel like i no longer have a right to complain
<daveshah> tristates are a pain
<whitequark> oh
<whitequark> can i ask you to fix something in particular
<daveshah> but imo I wish Yosys would do the IO buffers and noti pnr
<daveshah> I know clifford and I disagree about that
<whitequark> can you make driver-driver conflicts a hard error in yosys, with an option
<whitequark> i tried doing it before but couldn't, i can probably push my branch
<whitequark> it's one of the large remaining footguns
<daveshah> lemme talk to clifford tonight about this
<daveshah> I agree
<whitequark> we discussed this with clifford already
<whitequark> he actually pushed something about it, iirc, but not enough imo
<daveshah> I think the problem now is the constant-driver special case
<whitequark> yes
<daveshah> I think he suggested the hack of using -e at one point
<daveshah> which makes a warning matching a regex into an error
<whitequark> yes
<whitequark> that is gross.
<daveshah> i know
<whitequark> i will not use that.
<daveshah> this should be an option on synth_*
<whitequark> i made most of it work i think
<whitequark> i don't remember what i stumbled into
<whitequark> i think wiring this through synth to opt
<daveshah> hmm
<daveshah> whitequark: TypeError: Node of unrecognized type: <class 'yumewatari.gateware.protocol.engine.NextMemory'>
<whitequark> um crap, unpushed migen changes
<whitequark> sec
<daveshah> no problem
Miyu has joined ##openfpga
<whitequark> ok, pull migen
<daveshah> thanks, seems to be building now
<daveshah> four red and 1 green light all blinking very fast
<daveshah> I think this is just the cursed TX2
Miyu has quit [Ping timeout: 260 seconds]
<whitequark> hm, no yellow
<daveshah> sadly not
<whitequark> I don't think it's the TX2
<whitequark> I definitely have some bug
<daveshah> I'm not seeing the green light either now
<daveshah> after rebooting everything
<whitequark> that happens
<whitequark> it doesn't always properly lock
<whitequark> not sure why, maybe no reset
<daveshah> Yes
<whitequark> yes to what?
<daveshah> I think the SERDES needs kicking if it doesn't lock
<whitequark> sure
<daveshah> I found my testing with the dodgy wires to be very sensitive to reset
<daveshah> But once it had locked, it did stay locked
<whitequark> ok
futarisIRCcloud has joined ##openfpga
rohitksingh_work has quit [Read error: Connection reset by peer]
Bike is now known as Bicyclidine
<IanMalcolm> are small patches that only fix compiler warnings accepted on nextpnr?
<daveshah> yes, definitely
<IanMalcolm> cool, let me get a PR ready then
<daveshah> thanks!
<IanMalcolm> done (:
<IanMalcolm> I was trying to get the gui to run on my system (I'm getting a segfault, probably due to some cursedness of homebrew/pyenv python), and I ran into a few compiler warnings
<IanMalcolm> I'm sure the issue is with my system, but I'm trying to get nextpnr to fail gracefully when it meets with this case
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
Miyu has joined ##openfpga
rohitksingh has joined ##openfpga
ayjay_t has quit [Quit: Changing server]
ayjay_t has joined ##openfpga
ayjay_t has quit [Client Quit]
ayjay_t has joined ##openfpga
genii has joined ##openfpga
GuzTech has quit [Quit: Leaving]
wbraun has joined ##openfpga
rohitksingh has quit [Ping timeout: 264 seconds]
rohitksingh has joined ##openfpga
m4ssi has joined ##openfpga
rohitksingh has quit [Ping timeout: 246 seconds]
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 240 seconds]
wbraun has quit [Quit: wbraun]
m4ssi has quit [Remote host closed the connection]
behzatc has joined ##openfpga
<behzatc> Hi all! Is there any 'speed grade' type maximum frequency benchmark that compares ICE40 UP / LP / HX series posted anywhere?
<SolraBizna> The LP+HX datasheet gives a few timing numbers for very simple primitives
behzatc has quit [Quit: Page closed]
wbraun has joined ##openfpga
Morn_ has quit [Quit: The Lounge - https://thelounge.github.io]
Bob_Dole has quit [Read error: Connection reset by peer]
Bob_Dole has joined ##openfpga
plaes has quit [Ping timeout: 268 seconds]
plaes has joined ##openfpga
plaes has quit [Ping timeout: 268 seconds]
plaes has joined ##openfpga
plaes has joined ##openfpga
oeuf has joined ##openfpga
biot has joined ##openfpga
egg|zzz|egg has quit [Ping timeout: 268 seconds]
television has quit [Ping timeout: 252 seconds]
wbraun has quit [Quit: wbraun]
television has joined ##openfpga
television has quit [Changing host]
television has joined ##openfpga
wbraun has joined ##openfpga
azonenberg_work has quit [Ping timeout: 245 seconds]
* SolraBizna adds the last thing needed for the design to be complete
* SolraBizna watches the design stop being routable
* SolraBizna cries
azonenberg_work has joined ##openfpga
wbraun has quit [Quit: wbraun]
<SolraBizna> oh, it must have inferred brams for my register file
<SolraBizna> I thought I had designed this with an asynchronous register file, but yosys knew better
taral has quit [Quit: Connection closed for inactivity]
wbraun has joined ##openfpga