<implr>
also, amusingly, see the generated comment at the top
<implr>
>The output is an IEEE 1364-2001 compliant Verilog HDL file
zng has quit [Ping timeout: 265 seconds]
X-Scale` has joined ##openfpga
zng has joined ##openfpga
X-Scale has quit [Ping timeout: 265 seconds]
X-Scale` is now known as X-Scale
cr1901_modern has quit [Read error: Connection reset by peer]
cr1901_modern has joined ##openfpga
mkru has joined ##openfpga
Guest30583 has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]
OmniMancer1 has joined ##openfpga
OmniMancer has quit [Ping timeout: 240 seconds]
Asu has joined ##openfpga
Bike has joined ##openfpga
Asu has quit [Remote host closed the connection]
Asu has joined ##openfpga
jfcaron__ has joined ##openfpga
jfcaron__ is now known as jfcaron
genii has joined ##openfpga
jfng has quit [Remote host closed the connection]
lexano has quit [Quit: Leaving]
lexano has joined ##openfpga
emeb has joined ##openfpga
<tnt>
daveshah: btw, any advice for the SHIFTREG_DIV_MODE patches ? The fact that you need a synchronous change in icestorm and nextpnr is not ideal obviously :/
<daveshah>
Although it's a bit of a hack, it might be have some way of backwards compatible naming for this one so new nextpnr and old icestorm works
<tnt>
I guess is SHIFTREG_DIV_MODE_0 doesn't exist, it could fall back to using the LSB only with SHIFTREG_DIV_MODE
<daveshah>
SGTM
OmniMancer1 has quit [Quit: Leaving.]
<tnt>
Damn, the CI builds sure are taking forever ...
mkru has quit [Quit: Leaving]
_whitenotifier-f has joined ##openfpga
<_whitenotifier-f>
[libfx2] artizirk opened pull request #4: Add standalone url field to fx2 setup.py - https://git.io/JfPLC