_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
jaseg has quit [Ping timeout: 240 seconds]
jaseg has joined #litex
peepsalot has joined #litex
Degi has quit [Ping timeout: 240 seconds]
Degi has joined #litex
<_florent_> biot: Hi, it seems fine yes, i will have a look in the next days
<_florent_> biot: would you mind opening an issue in litex-boards?
mntmn has quit [*.net *.split]
CarlFK has quit [*.net *.split]
TMM has quit [*.net *.split]
mntmn has joined #litex
TMM has joined #litex
CarlFK has joined #litex
<biot> _florent_: will do, but can you tell me what the slow flashing means? I get it with --flash, but not with --load
<biot> show *blinking
feldim2425 has quit [Quit: ZNC 1.8.x-git-91-b00cc309 - https://znc.in]
feldim2425 has joined #litex
lkcl_ has quit [Ping timeout: 264 seconds]
lkcl has joined #litex
indy has quit [Read error: Connection reset by peer]
indy_ has joined #litex
lkcl_ has joined #litex
lkcl has quit [Ping timeout: 240 seconds]
<lambda> _florent_: SoCCore.mem_map doesn't seem to have any effect (the "csr" entry at least) - did something get lost during a refactor?
<lambda> ah no, apparently it was intentional, that's weird: https://github.com/enjoy-digital/litex/commit/9d1443c1a
<tpb> Title: cpu/soc_core: automatically set csr mapping to 0x00000000 when using … · enjoy-digital/litex@9d1443c · GitHub (at github.com)
scanakci has joined #litex
<scanakci> Does LiteX support any Arty board other than A7?
<_florent_> scanakci: the A7-100T and S7 are also supported
<scanakci> thanks!
scientes has quit [Read error: error:1408F119:SSL routines:ssl3_get_record:decryption failed or bad record mac]
scientes has joined #litex
somlo has quit [Remote host closed the connection]
scanakci has quit [Quit: Connection closed for inactivity]
somlo has joined #litex
_whitelogger has joined #litex
<SpaceCoaster> What is the LiteX magic to omit the bios from a SOC and prevent it compiling? I want to replace it with my own firmware.
<feldim2425> I've never tried this but you should be able to create the builder and then search in software_packages. This should contain tuples with (name, path) you just have to find the tuple containing the name "bios" and replace the path or delete it and add your own using add_software_package
<feldim2425> It might also be an option to create your own Builder class that inherits from the LiteX builder and overrides the _initialize_rom_software method
lf has quit [Ping timeout: 260 seconds]
lf_ has joined #litex
<SpaceCoaster> Thanks those look useful.