sb0_ changed the topic of #m-labs to: https://m-labs.hk :: Logs http://irclog.whitequark.org/m-labs
mauz555 has quit [Remote host closed the connection]
mauz555 has joined #m-labs
mumptai has quit [Quit: Verlassend]
mauz555 has quit [Ping timeout: 258 seconds]
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 240 seconds]
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 250 seconds]
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #1225: @drewrisinger Please follow up on your past issues and PRs before opening new ones. https://github.com/m-labs/artiq/issues/1225#issuecomment-451331706
<sb0> acathla: with (at least) archlinux or nixos, this is handled automatically. what distro are you using?
<GitHub-m-labs> [artiq] sbourdeauducq commented on issue #792: done, needs testing https://github.com/m-labs/artiq/issues/792#issuecomment-451332623
balrog has quit [Quit: Bye]
balrog has joined #m-labs
kaalia has joined #m-labs
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 272 seconds]
mauz555 has joined #m-labs
mauz555 has quit [Remote host closed the connection]
mauz555 has joined #m-labs
futarisIRCcloud has joined #m-labs
mauz555 has quit [Ping timeout: 245 seconds]
mauz555 has joined #m-labs
rohitksingh_work has joined #m-labs
mauz555 has quit [Remote host closed the connection]
mauz555 has joined #m-labs
mauz555 has quit [Remote host closed the connection]
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 258 seconds]
_whitelogger_ has joined #m-labs
_whitelogger has quit [Ping timeout: 250 seconds]
mauz555 has joined #m-labs
_whitelogger has joined #m-labs
mauz555 has quit [Ping timeout: 268 seconds]
<GitHub-m-labs> [artiq] hartytp commented on issue #792: :+1: thanks! https://github.com/m-labs/artiq/issues/792#issuecomment-451370303
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 240 seconds]
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 250 seconds]
m4ssi has joined #m-labs
mauz555 has joined #m-labs
mauz555 has quit [Remote host closed the connection]
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 250 seconds]
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 258 seconds]
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 272 seconds]
_whitelogger has joined #m-labs
rohitksingh_work has quit [Read error: Connection reset by peer]
rohitksingh has joined #m-labs
mauz555 has joined #m-labs
mauz555 has quit [Ping timeout: 258 seconds]
<sb0> whitequark: did you change the behavior of out-of-bounds Array access in migen?
<whitequark> sb0: migen or nmigen?
<GitHub-m-labs> [artiq] jordens commented on issue #1225: Filing multiple clearly distinct issues in parallel is just fine IMO. There is no technical reason why that would be problematic. But please do follow up. https://github.com/m-labs/artiq/issues/1225#issuecomment-451481983
<sb0> migen
<GitHub-m-labs> [artiq] sbourdeauducq pushed 1 new commit to master: https://github.com/m-labs/artiq/commit/a93fdb8c9d0a3f5c31bee776d50057d97d681541
<GitHub-m-labs> artiq/master a93fdb8 Sebastien Bourdeauducq: drtio: disable all destinations in gateware at startup...
<whitequark> sb0: i haven't touched migen at all
<whitequark> and i have no plans to, it doesn't have comprehensive tests and nmigen is compatible with it anyway
<sb0> i wonder why vivado treats clocks as related and paths subjected to synchronous timing analysis by default
<sb0> could be a xilinx way to flag unintended async paths, i.e. when you have one, it screws up the P&R by making it work too hard on paths that will never meet timing but don't have to, and then only reports it when P&R failed timing, or reports that another part of the design failed timing
mauz555 has joined #m-labs
<cr1901_modern> I can think of a reason: If a second clock is generated from a first clock an on-chip, the tools can analyze whether it's safe to skip the CDC circuitry by analyzing worst-case jitter tolerances and setup/hold time margins
<cr1901_modern> At the very least, I've relied on this in ISE before :P
<whitequark> if you generate one clock from another in fabric then they are clearly and explicitly related
<whitequark> so you don't need such heuristics
<cr1901_modern> Setup/hold time violations could be possible due to jitter
<cr1901_modern> at fast speeds
<whitequark> isn't this what would be caught if you make them related?
<whitequark> you analyze the path in fabric to see the phase difference
<cr1901_modern> Oh, I don't understand what you mean by "so you don't need such heuristics"
<cr1901_modern> ENOSLEP
<cr1901_modern> Does artiq gateware use multiple clock domains where a dest clk domain is related to src (on-chip generated) _and_ a dest clk domain which is unrelated to src?
<bb-m-labs> build #2175 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/2175
<bb-m-labs> build #2176 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/2176
<bb-m-labs> build #2781 of artiq is complete: Failure [failed python_unittest_2] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/2781 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
X-Scale has quit [Ping timeout: 240 seconds]
mauz555 has quit [Ping timeout: 250 seconds]
<GitHub-m-labs> [artiq] drewrisinger opened pull request #1226: pyon: fix grammar in module docstring. (master...dr-pr-pyon-1) https://github.com/m-labs/artiq/pull/1226
<GitHub-m-labs> [artiq] drewrisinger opened pull request #1227: artiq_flash: change docs from old `-m` arg to `-V` (#1224) (master...dr-pr-docs-flash-1) https://github.com/m-labs/artiq/pull/1227
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1219: I'm unsure how to do such a test. Are there pre-existing unit tests that will test those? I don't have the knowledge of all the dependencies needed to write such a test. https://github.com/m-labs/artiq/issues/1219#issuecomment-451510795
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1203: following up. ping https://github.com/m-labs/artiq/issues/1203#issuecomment-451511235
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1203: following up. ping. Too deep in ARTIQ dependencies for my experience to fix. https://github.com/m-labs/artiq/issues/1203#issuecomment-451511235
<GitHub-m-labs> [artiq] drewrisinger opened pull request #1228: Docs: instructions to check if in plugdev group (master...dr-pr-docs-plugdev) https://github.com/m-labs/artiq/pull/1228
m4ssi has quit [Remote host closed the connection]
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1196: I used 16 MB for asyncio_server and that worked for my data. Think this is highly data-dependent, and I don't have a good handle on when it's worth increasing the limit vs moving to a different non-PYON protocol. The raw data that the numpy array was constructed from was ~2-4 MB of text, so it makes sense that 4 MB was too tight. https://github.com/m-labs/artiq
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1162: ping. out of my expertise. https://github.com/m-labs/artiq/issues/1162#issuecomment-451520096
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1212: ping. Looks like a lot of changes, but just a few renames for clarity & modifications to meet `flake8` specs as requested in [CONTRIBUTING.rst](https://github.com/m-labs/artiq/blob/master/CONTRIBUTING.rst). https://github.com/m-labs/artiq/pull/1212#issuecomment-451521237
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1211: ping. Most changes are formatting related to meeting `flake8` as requested in [CONTRIBUTING.rst](https://github.com/m-labs/artiq/blob/master/CONTRIBUTING.rst) https://github.com/m-labs/artiq/pull/1211#issuecomment-451522799
mauz555 has joined #m-labs
X-Scale has joined #m-labs
mauz555 has quit [Ping timeout: 245 seconds]
mauz555 has joined #m-labs
mauz555 has quit []
<GitHub-m-labs> [artiq] klickverbot pushed 1 new commit to master: https://github.com/m-labs/artiq/commit/3e5cea5d89e06d0ca38a287619733557a01a70d0
<GitHub-m-labs> artiq/master 3e5cea5 Drew: Docs: instructions to check if in plugdev group
<GitHub-m-labs> [artiq] klickverbot closed pull request #1226: pyon: fix grammar in module docstring. (master...dr-pr-pyon-1) https://github.com/m-labs/artiq/pull/1226
<bb-m-labs> build #2177 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/2177
<adamgreig> whitequark: am I right in assuming I can't use an nmigen module in a migen design, but can the other way around, i.e. I should port top-down rather than bottom-up?
<whitequark> correct
<adamgreig> thanks
<adamgreig> have there been any thoughts on build and platform replacements? especially around constructing pin mappings etc
<whitequark> not that part, not yet
<whitequark> build will likely use edalize
<adamgreig> is the best bet for platform pins to just have them all as ports on top and then provide a pcf separately?
<bb-m-labs> build #2178 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/2178
<bb-m-labs> build #977 of artiq-win64-test is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-win64-test/builds/977
<bb-m-labs> build #2782 of artiq is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/2782
rohitksingh has quit [Ping timeout: 258 seconds]
<adamgreig> whitequark: okay yay, i have a blinking led from nmigen :)
<whitequark> nice
mumptai has joined #m-labs
<adamgreig> what's involved in implementing get_tristate on TSTriple?
<adamgreig> or whatever is required for the native TSTriple to actually do anything anyway
<whitequark> adamgreig: need to look at how yosys represents tristate buffers
<whitequark> in coarse synthesis
<adamgreig> right, so not like the migen approach of a platform specific instance?
<whitequark> migen uses platform independent tristate buffers too
<whitequark> it's an option
<whitequark> this is used for ice40 iirc because arachne was bad at something
<whitequark> but normally migen uses synthesizable verilog
<adamgreig> right, ok
<GitHub-m-labs> [artiq] drewrisinger commented on pull request #1185 a3711a4: This should be caught using argparse's ``choices`` kwarg, so removed entirely. If you don't want that, suggest what error message would be better.... https://github.com/m-labs/artiq/pull/1185#discussion_r245418818
<GitHub-m-labs> [artiq] drewrisinger commented on pull request #1185 a3711a4: This should be caught using argparse's ``choices`` kwarg, so removed entirely. If you don't want that, suggest what error message would be better.... https://github.com/m-labs/artiq/pull/1185#discussion_r245418818
<bb-m-labs> build #2179 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/2179
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1185: I have made all explicitly asked changes. The docstrings that @sbourdeauducq called out above are recommended by `pydocstyle` because they are publicly available functions and so should be documented. ... https://github.com/m-labs/artiq/pull/1185#issuecomment-451567253
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1188: Continuing the discussion on type annotations:... https://github.com/m-labs/artiq/pull/1188#issuecomment-451571026
<bb-m-labs> build #2180 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/2180
<GitHub-m-labs> [artiq] drewrisinger commented on pull request #1188 32b0013: Discussion continued below in https://github.com/m-labs/artiq/pull/1188#issuecomment-451571026 https://github.com/m-labs/artiq/pull/1188#discussion_r245423090
<adamgreig> whitequark: given some pin name like clk25 in the pcf, how can I assign that to drive the sync clockdomain's clk? it seems like the cd doesn't exist until the fragment is made, at which point it's too late to add to the comb domain?
<whitequark> ClockSignal().eq(clk25)
<bb-m-labs> build #2783 of artiq is complete: Failure [failed python_unittest_2] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/2783 blamelist: Drew Risinger <drewrisinger@users.noreply.github.com>
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1181: Type annotation discussion continued: https://github.com/m-labs/artiq/pull/1188#issuecomment-451571026 https://github.com/m-labs/artiq/pull/1181#issuecomment-451572020
<adamgreig> ah, great, thanks.
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1188: Continuing the discussion on type annotations:... https://github.com/m-labs/artiq/pull/1188#issuecomment-451571026
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1224: Sent a PR https://github.com/m-labs/artiq/issues/1224#issuecomment-451573937
<GitHub-m-labs> [artiq] drewrisinger commented on issue #1223: Ping. Is this accurate? Please update documentation if so. https://github.com/m-labs/artiq/issues/1223#issuecomment-451574079
<adamgreig> whitequark: should I be able to assign to that? TypeError: Value (clk sync) cannot be used in assignments
<adamgreig> (that's m.d.comb += ClockSignal().eq(self.clk25) in Top's get_fragment, where Top.clk25 is a Signal() and is in ports passed to rtlil.convert
<whitequark> adamgreig: oh right there's an open bug
<whitequark> i'll look at it tomorrow
<cr1901_modern> wq beat me to it
<adamgreig> cool
<adamgreig> was already using reset_less to avoid that rst, heh
<adamgreig> sadly no clk_less
<cr1901_modern> Introducing NEW cutting edge technology- A clockless clock!
<adamgreig> that would really be a feature above the competition :p
<cr1901_modern> (yes I know about "unclocked sequential circuits")
<adamgreig> what are people doing at the moment for top-level designs in nmigen?
<adamgreig> I can rename my pin to just clk in the pcf which I did for a bit to test
<adamgreig> but more troublesome when i have a pll and the Top module still has a clk port
kaalia has quit [Quit: Leaving]
kaalia has joined #m-labs
kaaliakahn has joined #m-labs
<adamgreig> should i be able to simulate a memory whose address is a signal? getting KeyError: <nmigen.hdl.ast.SignalKey (sig table(0))>