<rqou> lol
<cr1901_modern> azonenberg: That linked tweet is something called a "light-hearted jab"
<rqou> i really like how "eris.berkeley.edu" (the server that caused EFnet to be _EF_) is also still around
<cr1901_modern> I would much rather deal w/ IRC flooding than Slack taking 2 minutes to load from swap
<azonenberg> cr1901_modern: lolol
<azonenberg> and i'm sure other services have flooding problems too
<rqou> (cc awygle btw)
<rqou> it's hilarious how berkeley afaict never deletes hostnames
<jn> what's the F in EFnet?
Bike has joined ##openfpga
<cr1901_modern> free
<jn> ah!
<cr1901_modern> eris-free net. The whole story is convoluded to me
<rqou> this hostname predates the internet
<jn> ucbvax is the default hostnames in some of the riscv linux defconfigs :)
<azonenberg> jn: lol
<rqou> um...
<azonenberg> In honor of the original box?
<rqou> that might cause some issues for anyone trying to actually access ucbvax :P
<azonenberg> rqou: not if you use a FQDN
<rqou> sure
<rqou> i don't remember what the default search path is
<azonenberg> rqou: btw, if you want to have fun some time...
<azonenberg> join efnet with your rDNS set to "eris.berkeley.edu"
<azonenberg> see if anybody notices :p
<rqou> lool
<rqou> they might not take too kindly to that
<rqou> in general outright false rDNSs aren't appreciated
<azonenberg> Can you get a shell account on eris?
<rqou> i don't think so?
<rqou> yeah no
<rqou> it's not even a real hostname anymore
<rqou> it's just a CNAME
<rqou> awygle: know any OCF staff that can help pull off a stunt like this? :P
<rqou> azonenberg: yeah, i actually have no way of doing this because i don't actually control any rDNS delegations
<rqou> does HE give you that level of control?
<rqou> (lol i should know because i passed the ipv6 sage test)
<azonenberg> HE does, yes
<azonenberg> i have full rDNS delegation
<rqou> did you finally fix your dns and get sage level?
<azonenberg> No, i'm actually planning to dump HE and move to native ipv6 after comcast fixes some stuff
<rqou> do they have static ipv6 yet?
<azonenberg> apparently i have a delegated /56 but its not routing properly
<azonenberg> and they're not sure why yet
<azonenberg> They havent told me the subnet prefix
<rqou> huh, didn't know they were offering that
<azonenberg> this is just what the tech told me
<rqou> so afaict comcast has idiot frontend staff and really competent backend staff
<rqou> whereas at&t is the opposite
<rqou> :P
<azonenberg> Yes
<azonenberg> Comcast has good people once you get deep in
<azonenberg> The hard part is making the drones give you that access
<rqou> e.g. my parents are trying out a new at&t "fiber" offering
<azonenberg> Like, my ongoing year-long saga of disconnections at random times
<rqou> that's _still_ fttc with vdsl
<rqou> but they finally dumped 2wire's shitty boxes
<azonenberg> i swore it was a plant issue
<azonenberg> finally i got one technician that believed me
<azonenberg> went and checked logs on neighbor modems
<azonenberg> sure enough, any time my SNR tanked theirs did too
<azonenberg> So they filed a maintenance ticket with the plant
<azonenberg> And they found the bad crimp
<rqou> sonic actually announced just ~yesterday that they're building out a gigabit fiber offering here in berkeley
<rqou> too bad i'll be moving out soon
<rqou> at&t seems to really really love their garbage copper plant
<awygle> rqou: tbh I could probably pull that off if I cared to
<rqou> wait really?
<awygle> I do know quite a few ocf/sait/other folks
<rqou> i see
<rqou> yeah, i have basically zero contact with ocf people
GenTooMan has quit [Ping timeout: 265 seconds]
<awygle> I lost all my access but I maybe could have done it myself back in the day
<rqou> setting an rdns?
<rqou> i thought that was super tightly controlled?
<awygle> Yeah maybe not. I'm drinking at work so I gave it minimal thought lol
<awygle> I had access to most of the data center tho
<awygle> *centers
<rqou> not the secure one presumably?
<awygle> DARPA secure or FERPA secure?
<rqou> idk what datacenters exist
<awygle> I could have enrolled a student
<rqou> presumably the PCI-DSS one
<awygle> For whatever that's worth
<rqou> wait what
<rqou> anyways, the rumor was that on campus there's one particular secure datacenter that isn't on the normal keycard system for really special stuff
<awygle> There were some that were card-and-pin iirc
<rqou> hmm interesting
<rqou> actually no that's apparently not unusual
<rqou> i was told the campanile works that way too
<rqou> or similar
<rqou> i was told the campanile is keycard+silent alarm with pin
<rqou> i still need to at some point make a "sudo" keycard (cough cough azonenberg)
<awygle> Yeah campanile is irritatingly well controlled
<awygle> I never successfully made it inside
<rqou> lol
<rqou> well now you know to be careful because it has silent alarms :P
<awygle> The rumor is they have dinosaur bones in there
<rqou> yes, i think that's right
<rqou> at some point i need to make a "sudo" keycard and physical key
<rqou> anybody got a BEST key cutter? :P
<openfpga-github> [openfpga] rqou pushed 5 new commits to master: https://git.io/vb9In
<openfpga-github> openfpga/master b997b6d Robert Ou: xc2par: Make ZIA assigning only require macrocell placements...
<openfpga-github> openfpga/master 750cbb4 Robert Ou: xc2par: Run both p-term and ZIA assignment...
<openfpga-github> openfpga/master a84e641 Robert Ou: xc2par: Make incorrectly-paired macrocells actually contribute to score
<digshadow> FYI that should provide some better context if you want to try to add IOB
<digshadow> I'll add some BRAM stuff in the near future as well
GenTooMan has joined ##openfpga
<openfpga-github> [openfpga] rqou pushed 1 new commit to master: https://git.io/vb9L5
<openfpga-github> openfpga/master 3c038bc Robert Ou: xc2par: New p-term placer
<rqou> woot all of the rewriting i wanted to do in xc2par is done!
<rqou> now it "just" needs a crapton of tests/debugging
<rqou> but for now, brb nomz
azonenberg_work has quit [Ping timeout: 265 seconds]
m_w has joined ##openfpga
pie_ has joined ##openfpga
m_w has quit [Ping timeout: 272 seconds]
m_w has joined ##openfpga
digshadow has quit [Ping timeout: 256 seconds]
pie_ has quit [Ping timeout: 240 seconds]
diamondman has quit [Ping timeout: 240 seconds]
digshadow has joined ##openfpga
Bike has quit [Quit: Lost terminal]
GenTooMan has quit [Quit: Leaving]
pie_ has joined ##openfpga
pie_ has quit [Ping timeout: 272 seconds]
pie_ has joined ##openfpga
m_w has quit [Quit: leaving]
<openfpga-github> [openfpga] rqou pushed 5 new commits to master: https://git.io/vb9CQ
<openfpga-github> openfpga/master 4b84d8c Robert Ou: xc2par: Actually block LOCed macrocells from moving
<openfpga-github> openfpga/master 19f9ae7 Robert Ou: xc2bit: Make everything serde-serializable...
<openfpga-github> openfpga/master c22a35c Robert Ou: xc2bit: Also add Deserialize where easy
<openfpga-github> [openfpga] rqou pushed 1 new commit to master: https://git.io/vb9WW
<openfpga-github> openfpga/master 6e3801d Robert Ou: xc2par: Rename AssignedLocationInner to AssignedLocation
<openfpga-github> [openfpga] rqou pushed 1 new commit to master: https://git.io/vb9lt
<openfpga-github> openfpga/master a1cee96 Robert Ou: xc2bit: Remove XC2ZIARowPiece...
<openfpga-github> [openfpga] rqou pushed 1 new commit to master: https://git.io/vb982
<openfpga-github> openfpga/master 7702af0 Robert Ou: xc2bit: Fix jed2json after previous change
nrossi has joined ##openfpga
m_t has joined ##openfpga
fouric has quit [Ping timeout: 260 seconds]
fouric has joined ##openfpga
TDelectro has joined ##openfpga
teepee has quit [Ping timeout: 272 seconds]
teepee has joined ##openfpga
teepee has quit [Ping timeout: 265 seconds]
teepee has joined ##openfpga
teepee has quit [Ping timeout: 248 seconds]
teepee has joined ##openfpga
soylentyellow has quit [Ping timeout: 264 seconds]
soylentyellow has joined ##openfpga
scrts has quit [Ping timeout: 264 seconds]
scrts has joined ##openfpga
kuldeep has quit [Ping timeout: 263 seconds]
kuldeep has joined ##openfpga
m_t has quit [Quit: Leaving]
eduardo_ has joined ##openfpga
<mithro> I've been playing with vpr for the ice40
<azonenberg> mithro: :)
<mithro> I've also been doing all the project admin work for Clifford on prjxray so he can concentrate on doing the more useful things
<mithro> Anything I can do to give Clifford more free time :-)
<mithro> azonenberg: https://github.com/mithro/vpr-for-ice40 -- slowly getting there
<azonenberg> awesome, but a bit more "short term" than me and awygle's interests
<azonenberg> we're sitting back waiting for prjxray to progress and starting research into parallel/scalable PnR
<azonenberg> idk if you've seen some of the discussion here but we want to get an analytic PAR for 7 series that scales to "pretty full, large device in a couple of minutes" on hundreds to thousands of CPUs
<azonenberg> Even if QoR isnt as nice as vivado or even VPR, we want fast design closure for prototyping
<mithro> azonenberg: I think the you would be better off trying to plug your parallel/scalable PnR into vpr, but as long as you support the same input / output formats then collaboration is probably possible even if you don't
<azonenberg> We're planning on using yosys json as input and output
<azonenberg> and platforms like MPI that are commonly used for high performance / parallel stuff dont seem like they would fit well into a data model like VPR
<azonenberg> we're talking racks of machines and/or thousands of EC2 cores
<azonenberg> not just one big multithreaded box
<azonenberg> i dont know a ton about vpr's internal data model but the impression i got is that it wasnt well suited to that
<awygle> mithro: what's the high-level status of vpr-for-ice40?
<awygle> i'm not opposed to integrating if it makes sense. i was planning to play with T-VPACK next week as an initial familiarization project (and because i'm uninterested in spending time on the packer)
<mithro> azonenberg: I'm all for multiple projects doing the same thing, gcc progress has been a lot better since llvm became viable
<azonenberg> mithro: i'm not trying to compete like gcc vs llvm, as both essentially do the same thing
<azonenberg> i see this as more like make vs distcc
<mithro> awygle: I need to figure out how to convert vpr output to bits and finish up using a real routing graph rather then a virtual generated one
<azonenberg> Our focus is going to be exclusively on scalability and parallelism
<mithro> awygle: Any chance you'll be at 34C3?
<awygle> mithro: nope :(
<mithro> I would probably have the ice40 stuff working if I hadn't gotten distracted helping CI and stuff setup for Clifford get prjxray stuff
<mithro> I think I have a pretty good description of all the primitives in a format that vpr accepts
<mithro> Someone has to write things like READMEs :-P
<awygle> that sounds great, way too many projects don't have any of those things
<azonenberg> Nice
<azonenberg> yeah, i am gonna try and use some of my time over the xmas holiday to write docs for a bunch of my IP cores that i wrote for antikernel
<azonenberg> as well as TRAGICLASER
<awygle> also sounds like you've already done almost all of the prelim work i was planning for Tuesday/Wednesday next week, so i'll probably only need to hack together some file conversion stuff
<awygle> if that
<awygle> so... thanks! ^_^
<mithro> awygle: which timezone are you in?
<awygle> P(S|D)T
<awygle> i'm in the PNW
<mithro> PNW?
<mithro> Well, I'm on whatever Leipzig is on for the next or so - so feel free to poke me on IRC any time
<azonenberg> mithro: pacific northwest
<awygle> on the scale of $ENTIRE_WORLD i am basically colocated with azonenberg in seattle
<awygle> UTC-7 or -8 depending on daylight savings
<awygle> (sorry for earlier us-centrism lol)
<azonenberg> awygle: PNW is not US-centric IMO
<azonenberg> no more than "asia-pacific" or something
<azonenberg> it encompasses washington, oregon, british columbia, and maybe a bit more
<awygle> azonenberg: somehow i feel like "pacific northwest" wouldn't be but PNW is
<azonenberg> Anyway heading out, be back on from the airport later
<awygle> have a good flight
<rqou> wtf why do i keep getting ninja'd on projects
<mithro> awygle: I've tried to make it so that my vpr descriptions also include some useful documentation -- Clifford icestorm documentation is pretty comprehensive but a bit cryptic at times :-P
<awygle> rqou: grad school
<rqou> f*ck grad school :P
<awygle> mithro: _much_ appreciated
<rqou> btw i got all my grades and they're all "meh"
<rqou> #berkeley
<awygle> just get dat paper, nobody cares about your gpa lol
<rqou> whitequark: btw, i'm subjectively getting great results so far from my "ghetto 3mg melatonin diluted to 0.3mg"
<whitequark> as expected
<mithro> awygle: I've been playing with netlistsvg for diagram generation -> https://github.com/nturley/netlistsvg/pull/5 and https://github.com/nturley/netlistsvg/issues/1 have some example diagrams
<rqou> i seem to remember actually trying a commercial pill labeled as 0.3mg a while back and it wasn't as good
<rqou> maybe that commercial pill wasn't super accurate
<awygle> my 300 mcg pills should be here today
<rqou> wtf mithro you're ninja-ing me again
<rqou> i was also going to try that since clifford mentioned the old failed gsoc project
<rqou> (still need to clean up some hacks though)
<rqou> also warning don't open that link on your phone; it will probably oom the browser
<mithro> rqou: What does that do?
<rqou> it's yosys+arachne+icepack on a web page
<rqou> click the first browse button to select a verilog file, the second one to select a pcf
<rqou> and then click run
<rqou> and after a while you'll get a "download" for a .bin file
<mithro> rqou: Oh, this is much more low level -- just trying to describe tiles and such
<rqou> ah ok
<rqou> btw i g2g for socializing IRL (wow, IRL! :P )
<mithro> rqou: I did see your ASM.js thingy in yosys
<whitequark> rqou: you drink vodka, that counts as socializing IRL already
<rqou> not at all regularly
<rqou> usually only after "encouragement" by IRL friends :P
<awygle> speaking of vodka i should probably go to work at some point...
<rqou> do they have vodka?
<rqou> :P
<awygle> yes actually
<rqou> lol
<awygle> today is christmas shenanigans
<rqou> ah that's actually what i'm doing as well
<rqou> except with some old friends from high school that i still hang out with
<mithro> I finally finished generating the needed info for gridinfo, now part of the prjxray database -> https://symbiflow.github.io/prjxray-db/artix7/gridinfo/gridinfo.html
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
<balrog> mithro: what are all the null tiles? they don't do anything?
<mithro> balrog: Not sure yet
<balrog> ahh, okau
<balrog> okay*
carl0s has joined ##openfpga
digshadow has quit [Ping timeout: 248 seconds]
m_t has joined ##openfpga
digshadow has joined ##openfpga
<awygle> Horizon EDA is disappointing currently
<jn> in which way does it disappoint? (not arguing, just trying to understand)
<awygle> UX primarily
<awygle> It feels like a mobile or tablet app
<awygle> Graphics performance (on the machine it ran on) seems much better than kicad though
<awygle> It's possible the ux issues are down to the newness of it, but it feels like a deliberate design strategy that I disagree with
<awygle> I'll keep an eye on it and see how it evolves
soylentyellow has quit [Ping timeout: 256 seconds]
<digshadow> awygle: who is backing horizon? what is the motivation vs say kicad?
<digshadow> "carrotIndustries"
<awygle> digshadow: no idea. "carrot industries" whoever that is
<awygle> The motivation vs kicad is probably "kicad is pretty bad" lol
<awygle> jn: was that what you were looking for? If you're involved in the project in some way I can be more specific
<jn> i posted the link here, but i'm not involved (i just found the project in the list of fosdem talks)
<jn> i thought that their claim of "sane libray management" sounded noteworthy
<qu1j0t3> awygle: Well they do claim graphics acceleration as an exciting reason developers would want to work on it
<qu1j0t3> i don't think UX was mentioned ODDLY
<balrog> Horizon seems to be a one person project
<qu1j0t3> I did rather snerk at 'Written in modern C++, legacy-free codebase!
<qu1j0t3> but i wouldn't kinkshame anyone
<balrog> qu1j0t3: I think that means no legacy cruft from when reimplementing STL features was commonplace
<balrog> (pre-C++11)
<awygle> It just means they use auto and shared_ptr
<awygle> Re: library management, it felt like they had a good *library management* system but that *part creation* was very bad
<awygle> I would love an EDA tool that has a toolbar button in the schematic editor for "create new part"
<qu1j0t3> haha
<awygle> That's where you are in the design flow when you want a new part. I don't know about you but I don't correctly guess every part I'm going to need ahead of time.
soylentyellow has joined ##openfpga
pie_ has quit [Ping timeout: 248 seconds]
TDelectro has quit [Quit: East bound and down, loaded up and truckin']
TDelectron has joined ##openfpga
TDelectron is now known as TDelectro_
TDelectro_ is now known as TDelectron
TDelectron has quit [Quit: I used to think I was indecisive, but now I'm not too sure.]
TDelectron has joined ##openfpga
nrossi has quit [Quit: Connection closed for inactivity]
carl0s has quit [Quit: Leaving]
soylentyellow has quit [Ping timeout: 265 seconds]
gnufan has joined ##openfpga
pie_ has joined ##openfpga
soylentyellow has joined ##openfpga
m_t has quit [Quit: Leaving]
soylentyellow has quit [Ping timeout: 265 seconds]
teepee has quit [Ping timeout: 272 seconds]
<mithro> Finally caught up to Clifford -> https://symbiflow.github.io/prjxray-db/kintex7/
teepee has joined ##openfpga
teepee has quit [Changing host]
teepee has joined ##openfpga
<rqou> wtf you all keep ninja-ing me again
soylentyellow has joined ##openfpga
<mithro> rqou: Try the Virtex7 I think nobody has plans for that at the moment :-P
<rqou> right, but neither do i because i can't afford one of those :P
<mithro> rqou: Nobody is working on the DSPs at the moment either
<mithro> (Well that I know of)
pie_ has quit [Ping timeout: 265 seconds]
<cr1901_modern> I'm personally lost trying to get started, tbh
<cr1901_modern> digshadow told me to focus on the IOBs, but if it's gonna be a race, then surely I'm not going to contribute much lol
<digshadow> cr1901_modern: what would help you get started
<cr1901_modern> digshadow: A physical map of the tiles on the Artix750t so I could orient myself as to where exactly I am on the chip
<cr1901_modern> digshadow: For example, I have no idea how you know what values to change on lines 3 and 4 on this commit https://github.com/JohnDMcMastr/prjxray/commit/61ab6bd67b5cb3154e1bf11a2cef0cdef7a2078b#diff-e9411d2dfb097c99d63af5dbca27cdb2R3
<cr1901_modern> My other concern at the moment is how do I know my work won't conflict with the up-to-date DB, if each person is working on a separate ROI/ROI_FRAMES?
Bike has joined ##openfpga
<digshadow> cr1901_modern: to be clear, you'd contribute a fuzzer, not to the actual DB file
<digshadow> mithro is generally in charge of actually updating the official DB
<digshadow> so as long as your coordinated with us that you'd be working on say IOB or DSP, it wouldn't conflict with what we are doing
* mithro is a manual build bot :-P
<cr1901_modern> digshadow: Okay then, I'll focus on IOB. Let's see how much of a dent I can make by Sunday
<digshadow> cr1901_modern: btw please use Vivado 2017.2 if you can
<digshadow> I think at least for short term we are going to standardize on that
<cr1901_modern> Can I install multiple Vivados side-by-side?
<digshadow> yes, if your hard drive doesn't cry itself to death
<cr1901_modern> ^mithro... made sure that I'm able to do that
<digshadow> cr1901_modern: to be clear, are you dev on windows or linux
<digshadow> everything we are doing today assumes linux I think
<cr1901_modern> digshadow: That's a complicated question, but for the purposes of this project I'm running Vivado "headless" on a Linux box
<digshadow> heh okay
<digshadow> you mean no x server?
<cr1901_modern> If I use the GUI it'll be through xpra
<digshadow> that may make some things harder
<digshadow> but its not a strict requirement for the project
<cr1901_modern> Meaning I won't be physically present at the machine, but I do have access to X, even on my Windows machine
<cr1901_modern> (xpra is "screen for X", btw)