<mithro>
awygle: I may have had to rewrite history, so you should probably reclone
ZipCPU|Laptop has joined ##openfpga
m_t has quit [Quit: Leaving]
<rqou>
awygle: can you remind me what you're working on re: vpr?
<awygle>
rqou: I'm trying to use vpack as the packer for the parallel placer project
<awygle>
So I don't have to bother to write one (yet?)
<awygle>
So I'm currently trying to go from the VPR xml format for packed netlist to Yosys json
ZipCPU|Laptop has quit [Ping timeout: 260 seconds]
Dolu has quit [Ping timeout: 264 seconds]
ZipCPU|Laptop has joined ##openfpga
dingbat has quit [Read error: Connection reset by peer]
dingbat has joined ##openfpga
azonenberg_work has joined ##openfpga
ZipCPU|Laptop has quit [Ping timeout: 260 seconds]
pie__ has quit [Ping timeout: 260 seconds]
pie_ has joined ##openfpga
azonenberg_work has quit [Ping timeout: 240 seconds]
_whitelogger has joined ##openfpga
pie_ has joined ##openfpga
pie_ has quit [Remote host closed the connection]
pie_ has joined ##openfpga
pie_ has quit [Ping timeout: 265 seconds]
wpwrak has quit [Read error: Connection reset by peer]
wpwrak has joined ##openfpga
cr1901_modern has quit [Read error: Connection reset by peer]
cr1901_modern has joined ##openfpga
eduardo_ has joined ##openfpga
eduardo__ has quit [Ping timeout: 268 seconds]
m_t has joined ##openfpga
nabla has joined ##openfpga
<nabla>
Hi
<rqou>
hi
azonenberg_work has joined ##openfpga
<rqou>
azonenberg_work you're up early
<azonenberg_work>
I'm on EST
<azonenberg_work>
So its 0830 here
<azonenberg_work>
(yay traveL)
<rqou>
ah
<rqou>
family?
<azonenberg_work>
Yeah
<rqou>
should have come to 34c3 instead :P
<azonenberg_work>
lol no way
<azonenberg_work>
last thing i needed is another european trip when i need to get work done
<rqou>
azonenberg_work: is my otr broken btw? my laptop doesn't have the same key
<mithro>
rqou: So, you getting anywhere with the symbiflow-arch-defs repo?
cr1901_modern1 has joined ##openfpga
cr1901_modern has quit [Ping timeout: 240 seconds]
theMagnumOrange has quit [Ping timeout: 255 seconds]
massi has joined ##openfpga
pie_ has joined ##openfpga
enriq has joined ##openfpga
m_w has joined ##openfpga
enriq has quit [Read error: Connection reset by peer]
massi has quit [Remote host closed the connection]
tnt has joined ##openfpga
<tnt>
Any iCE40 expert here ? The PLL core have a SDI/SDO/SCLK pins that appanrently allow to reconfigure it at runtime but I can't find any doc about that other than a brief mention in the UltraPlus datasheet ...
daveshah has joined ##openfpga
<daveshah>
There's no documentation on them
<daveshah>
I haven't used them
<daveshah>
But they are simulated in Lattice's verilog model
<daveshah>
So you could probably look at that
<daveshah>
Am meaning to document them at some point
<tnt>
rqou: I know where it is :) Are you the UK guy who did the UltraPlus support by any chance ?
<rqou>
no, but he is right next to me :P
<tnt>
rqou: :) Ok, well, I'm on my way :p
<daveshah>
That's me!
<daveshah>
See you in a minute!
gnufan has joined ##openfpga
cr1901_modern1 is now known as cr1901_modern
<tnt>
daveshah: interesting that according to that simulation model, it also has a 'divide-by-5' mode for HDMI ( 00-->Divide by 4, 01-->Divide by 7 , 10 --> invalid , 11 --> Divide by 5 (HDMI) )
<daveshah>
Yes, that's a whole other interesting topic
<daveshah>
Basically as far as my archaeology goes, there is an unreleased iCE40 device
<daveshah>
Probably called the iCE40MX16K/iCE40MX8K
<daveshah>
That had HDMI capable IO with a serdes, and also CSI-2
<daveshah>
I don't know if that HDMI mode will work in other iCE40 devices