_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
lf_ has joined #litex
lf has quit [Ping timeout: 260 seconds]
kgugala_ has quit [Ping timeout: 256 seconds]
kgugala has joined #litex
Dolu has quit [Ping timeout: 264 seconds]
chgavilana has quit [Ping timeout: 245 seconds]
peeps[zen] is now known as peepsalot
martinraison has joined #litex
martinraison has quit [Ping timeout: 264 seconds]
Degi_ has joined #litex
Degi has quit [Ping timeout: 240 seconds]
Degi_ is now known as Degi
Bertl_oO is now known as Bertl_zZ
kgugala_ has joined #litex
kgugala has quit [Ping timeout: 246 seconds]
martinraison has joined #litex
<oter> yoseng I cut/pasted the relevant bits of a LiteDRAMDMAReader example here: https://pastebin.com/Y6cuUAcJ. The bus width etc. (where not generic) are for the ECPIC-5 Lattice board (sorry, don't have yours). It's super naive, but helped me learn. As _florent_ pointed out, love using Litescope to see what's going on. Trigger the example DMA read sequence via a write to the CRG called "output". Any other trigger (button?) would do too.
martinraison has quit [Remote host closed the connection]
<_florent_> somlo: nice for Rocket, VexRiscv-SMP is in fact very similar and the CPU itself is also almost its own SoC
martinraison has joined #litex
martinraison has quit [Remote host closed the connection]
martinraison has joined #litex
martinraison has quit [Remote host closed the connection]
martinraison has joined #litex
Dolu has joined #litex
Bk has joined #litex
<Bk> Hi, i have a problem with picorv32.
<Bk> I load on my fpga the project with interrupt enable
<Bk> but when an interrupt occours the riscV doesn't enter in a irq function
<Bk> i loaded the example function with a simple counter inside irq function
martinraison has quit [Remote host closed the connection]
martinraison has joined #litex
martinraison has quit [Remote host closed the connection]
martinraison has joined #litex
martinraison has quit [Remote host closed the connection]
<_florent_> Hi Bk, we would probably need more info about your use case. The default LiteX/PicoRV32 configuration uses interrupts for the UART and seems to be behaves correctly:
<_florent_> lxsim --cpu-type=picorv32 works correctly while commenting out https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/cpu/picorv32/core.py#L156 makes it fail
<Bk> ok, i try to see better this. Another question. How can I load my main file in litex riscV project?
martinraison has joined #litex
<Bk> my user case is receive ad interrrupt from external ip
<Bk> my riscV must be enter in a fuction and print some ip informations
<Bk> sorry for my bad english
Bk has quit [Remote host closed the connection]
martinraison has quit [Remote host closed the connection]
Bk has joined #litex
martinraison has joined #litex
martinraison has quit [Ping timeout: 240 seconds]
Bk has quit [Remote host closed the connection]
martinraison has joined #litex
<_florent_> Bk: is you want to load application code to the CPU, you can have a look at: https://github.com/enjoy-digital/litex/wiki/Load-Application-Code-To-CPU
<_florent_> if you want a simple example with litex_sim, you can do:
<_florent_> litex_sim --cpu-type=picorv32
<_florent_> then
<_florent_> litex_bare_metal_demo --build-path=build/sim/
<_florent_> and
martinraison has quit [Ping timeout: 264 seconds]
<_florent_> litex_sim --cpu-type=picorv32 --ram-init=demo.bin
<_florent_> this will create a SoC with PicoRV32 and execute the demo app on it
awordnot has quit [Ping timeout: 264 seconds]
Dolu has quit [Quit: Leaving]
Bertl_zZ is now known as Bertl
<cr1901_modern> how do yo send input to the simulator?
martinraison has joined #litex
chgavilana has joined #litex
<_florent_> cr1901_modern: with litex_sim the UART is redirected to the console
<_florent_> so it's very similar to using the SoC on hardware through a terminal
martinraison has quit [Remote host closed the connection]
<cr1901_modern> Ahhh that's cool. I might be able to dup my USB bug (see privmsg) then...
<cr1901_modern> _florent_: ^^
Bertl is now known as Bertl_oO
martinraison has joined #litex
martinraison has quit [Remote host closed the connection]
martinraison has joined #litex
martinraison has quit [Read error: Connection reset by peer]
lkcl has quit [Ping timeout: 264 seconds]
lkcl has joined #litex
awordnot has joined #litex
keesj has quit [Ping timeout: 240 seconds]
keesj has joined #litex
keesj has quit [Remote host closed the connection]
ethanhs has joined #litex
<ethanhs> Hi! Very cool project :)
<ethanhs> Does anyone know if it is possible to buy a Trellisboard, I've been reading through some of the pcie/ethernet boards litex supports and I'm thinking of getting that or an Acorn
keesj has joined #litex
keesj has quit [Ping timeout: 240 seconds]
keesj has joined #litex
TMM has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM has joined #litex