_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
hansfbaier has joined #litex
lf_ has quit [Ping timeout: 260 seconds]
lf has joined #litex
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
Degi_ has joined #litex
Degi has quit [Ping timeout: 246 seconds]
Degi_ is now known as Degi
futarisIRCcloud has joined #litex
midnight has quit [*.net *.split]
apolkosnik[m] has quit [*.net *.split]
pepijndevos has quit [*.net *.split]
xobs has quit [*.net *.split]
kgugala has quit [Ping timeout: 256 seconds]
xobs has joined #litex
Bertl_oO is now known as Bertl_zZ
jevinskie[m] has quit [Ping timeout: 240 seconds]
sajattack[m] has quit [Ping timeout: 248 seconds]
leons has quit [Ping timeout: 248 seconds]
disasm[m] has quit [Ping timeout: 265 seconds]
xobs has quit [Ping timeout: 258 seconds]
david-sawatzke[m has quit [Ping timeout: 260 seconds]
promach3 has quit [Ping timeout: 260 seconds]
CarlFK[m] has quit [Ping timeout: 260 seconds]
jryans has quit [Ping timeout: 268 seconds]
pepijndevos has joined #litex
midnight has joined #litex
midnight has quit [*.net *.split]
pepijndevos has quit [*.net *.split]
midnight has joined #litex
pepijndevos has joined #litex
promach3 has joined #litex
david-sawatzke[m has joined #litex
midnight has quit [*.net *.split]
pepijndevos has quit [*.net *.split]
midnight has joined #litex
pepijndevos has joined #litex
promach3 has quit [Ping timeout: 265 seconds]
david-sawatzke[m has quit [Ping timeout: 258 seconds]
hansfbaier has quit [Quit: WeeChat 2.8]
sajattack[m] has joined #litex
jevinskie[m] has joined #litex
leons has joined #litex
apolkosnik[m] has joined #litex
disasm[m] has joined #litex
CarlFK[m] has joined #litex
xobs has joined #litex
jryans has joined #litex
david-sawatzke[m has joined #litex
promach3 has joined #litex
kgugala has joined #litex
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
hansfbaier has joined #litex
lkcl has quit [Ping timeout: 260 seconds]
lkcl has joined #litex
Zguig has joined #litex
hansfbaier has quit [Ping timeout: 256 seconds]
hansfbaier has joined #litex
lkcl has quit [Ping timeout: 264 seconds]
lkcl has joined #litex
Zguig has quit [Ping timeout: 248 seconds]
hansfbaier has quit [Read error: Connection reset by peer]
Zguig has joined #litex
Bertl_zZ is now known as Bertl
Zguig has quit [Quit: Connection closed]
dkozel has joined #litex
FFY00 has quit [Ping timeout: 260 seconds]
Bertl is now known as Bertl_oO
futarisIRCcloud has joined #litex
Melkhior has joined #litex
FFY00 has joined #litex
lkcl has quit [Ping timeout: 264 seconds]
lkcl has joined #litex
Zguig has joined #litex
<somlo> shorne: got a notification from the kernel test robot (with you in the cc) re. the "move generic accessors to litex.h" -- any idea, is that a real problem or a glitch in the testing infrastructure ? :)
<geertu> somlo: Is it bad? Was it CCed to a public list?
Zguig has quit [Quit: Ping timeout (120 seconds)]
Melkhior has quit [Quit: Ping timeout (120 seconds)]
flammit has quit [Read error: Connection reset by peer]
sorear has quit [Ping timeout: 264 seconds]
pdp7 has quit [Ping timeout: 264 seconds]
tcal has quit [Ping timeout: 260 seconds]
_florent_ has quit [Ping timeout: 265 seconds]
y2kbugger has quit [Read error: Connection reset by peer]
Claude has quit [Ping timeout: 272 seconds]
tucanae47 has quit [Ping timeout: 272 seconds]
alanvgreen has quit [Read error: Connection reset by peer]
daveshah has quit [Read error: Connection reset by peer]
davidlattimore has quit [Read error: Connection reset by peer]
levi has quit [Read error: Network is unreachable]
key2 has quit [Read error: Connection reset by peer]
esden has quit [Read error: Connection reset by peer]
guan has quit [Read error: Connection reset by peer]
ric96 has quit [Write error: Connection reset by peer]
carlomaragno has quit [Read error: Connection reset by peer]
bubble_buster has quit [Read error: Connection reset by peer]
futarisIRCcloud has quit [Read error: Connection reset by peer]
tannewt has quit [Read error: Connection reset by peer]
mithro has quit [Write error: Connection reset by peer]
flammit has joined #litex
Claude has joined #litex
futarisIRCcloud has joined #litex
rohitksingh has quit [Ping timeout: 264 seconds]
y2kbugger has joined #litex
alanvgreen has joined #litex
daveshah has joined #litex
davidlattimore has joined #litex
tcal has joined #litex
key2 has joined #litex
<somlo> geertu: forwarded it to you (yes mailing list in the cc, but I'd have to do "research" to find a public link :)
tucanae47 has joined #litex
esden has joined #litex
levi has joined #litex
_florent_ has joined #litex
daveshah has quit [Ping timeout: 264 seconds]
sorear has joined #litex
<geertu> somlo: thx
<geertu> Looks fishy
ric96 has joined #litex
<geertu> btw, http://lore.kernel.org/r/<msgid>
<somlo> yeah, can't see how it's related to the patch it's actually complaining about :)
<somlo> geertu: thanks for the msgid link-fu, I'll have to remember that! :)
bubble_buster has joined #litex
<geertu> somlo: That .config seems to be completely broken. I get lots of
<geertu> sh4-linux-gnu-objcopy: Unable to change endianness of input file(s)
<geertu> sh4-linux-gnu-ld: cannot find certs/.tmp_gl_system_keyring.o: No such file or directory
<geertu> => ignore
<somlo> yeah, tried to reproduce it yesterday, got a total incomprehensible mess, which leads me to suspect the kernel test robot is having a "moment" :)
<somlo> but needed a sanity check to be sure...
<somlo> thanks!
rohitksingh has joined #litex
<geertu> somlo: The robot is right in that drivers/soc/litex/litex_soc_ctrl.o regressed due to your commit. But since everything else is broken, too, that doesn't matter.
guan has joined #litex
pdp7 has joined #litex
tannewt has joined #litex
bubble_buster has quit [Ping timeout: 272 seconds]
bubble_buster has joined #litex
<somlo> geertu: ok, for now I'll go with "return -EWORKSFORME", and assume that either nothing is wrong, or someone will send a bug report that at least one of us can comprehend :)
daveshah has joined #litex
FFY00 has quit [Remote host closed the connection]
carlomaragno has joined #litex
mithro has joined #litex
kgugala has quit [Quit: -a- Connection Timed Out]
kgugala has joined #litex
bubble_buster has quit [Read error: Connection reset by peer]
carlomaragno has quit [Ping timeout: 264 seconds]
mithro has quit [Read error: Connection reset by peer]
bubble_buster has joined #litex
carlomaragno has joined #litex
daveshah has quit [Ping timeout: 272 seconds]
mithro has joined #litex
_florent_ has quit [Read error: Connection reset by peer]
FFY00 has joined #litex
<acathla> I made a capture with LiteScope on a versa-ecp5 : http://acathla.tk/LiteX/Capture%20d%E2%80%99%C3%A9cran_2021-01-27_18-25-12.png
_florent_ has joined #litex
<acathla> I don't what's the CPU is doing between two writes to an UART (CSR). It takes 42 cycles here, 156 on a Fomu
<acathla> I don't know how to debug more, and what to do now.
<mithro> _florent_: Still got some work to do to catch up with Chisel! https://usercontent.irccloud-cdn.com/file/iR1F1Mqy/image.png
daveshah has joined #litex
<zyp> acathla, it's waiting
<acathla> zyp, waiting for a signal?
<zyp> acathla, dbus_cyc goes high when the cpu is trying to write, dbus_ack goes high when the write completes
<zyp> looks like roughly two thirds of the time is spent just waiting for the write to go through
<acathla> what could take so many cycles?
<zyp> bus bridges, adapters, etc, I guess
<acathla> Are there some wishbone signals I could watch?
<zyp> cyc/stb on all the other wishbone segments involved
alanvgreen has quit [Ping timeout: 260 seconds]
alanvgreen has joined #litex
rohitksingh has quit [Ping timeout: 265 seconds]
esden has quit [Read error: Connection reset by peer]
tannewt has quit [Read error: Connection reset by peer]
tannewt has joined #litex
esden has joined #litex
alanvgreen has quit [Read error: Connection reset by peer]
tannewt has quit [Read error: Connection reset by peer]
esden has quit [Read error: Connection reset by peer]
tannewt has joined #litex
flammit has quit [Read error: Connection reset by peer]
carlomaragno has quit [Read error: Connection reset by peer]
Claude has quit [Read error: Connection reset by peer]
flammit has joined #litex
Claude has joined #litex
esden has joined #litex
carlomaragno has joined #litex
rohitksingh has joined #litex
alanvgreen has joined #litex
alanvgreen has quit [Read error: Connection reset by peer]
Claude has quit [Read error: Connection reset by peer]
flammit has quit [Write error: Connection reset by peer]
carlomaragno has quit [Read error: Connection reset by peer]
esden has quit [Read error: Connection reset by peer]
Claude has joined #litex
rohitksingh has quit [Ping timeout: 272 seconds]
carlomaragno has joined #litex
flammit has joined #litex
rohitksingh has joined #litex
esden has joined #litex
alanvgreen has joined #litex
<somlo> acathla: it's not unusual for a cpu write to have to wait many (sometimes hundreds) of clock cycles for the valid/ready (or RTS/CTS) strobes to line up; I just never thought about LiteX in particular -- one would expect it's less of a problem here, since the cpu and memory clocks don
<somlo> don't differ by so many orders of magnitude; but apparently it's still a thing
<somlo> whether it's a real problem or just "the way things are", I am not qualified to say, but it shouldn't be super shocking, is all I'm saying :)
<acathla> somlo, on a fomu/iCE40 @ 12MHz, I made some captures where it takes exactly 156 cycles between two writes
<somlo> also depends on whether you're writing to a CSR, SRAM, or DRAM (the latter of which is likely involving LiteDRAM plus the actual memory, so it gets complicated)
<somlo> acathla: just curious: is there a difference between a CSR (MMIO register) for a device, and SRAM (e.g. the stack used by the bios)?
<acathla> somlo, I didn't check that.
<acathla> I'm trying to write to a CSR UART
<acathla> I'm shocked because I cannot fill a FIFO in parallel for an UART running at... roughtly 500KHz
<acathla> I mean, it sends a byte every 1.8µs
<acathla> Hum ,that's a measurement @20MHz, not 12, but that's almost the same
<zyp> I think it's unreasonably slow FWIW
<zyp> but there's obviously a reason it's that slow, so the question is what is blocking
<zyp> acathla, can you try adding bus_interconnect also to the litescope capture?
carlomaragno has quit [Write error: Connection reset by peer]
flammit has quit [Read error: Connection reset by peer]
alanvgreen has quit [Read error: Connection reset by peer]
st-gourichon-fid has joined #litex
jryans has quit [Ping timeout: 260 seconds]
st-gourichon-f has quit [Ping timeout: 260 seconds]
rohitksingh has quit [Ping timeout: 260 seconds]
jryans has joined #litex
<zyp> acathla, actually, looking closer at your trace, it seems to be taking 21 cycles, not 42
rohitksingh has joined #litex
<zyp> I guess the issue here is that it's using a shared interconnect which is not very efficient, so it appears there's 8 ibus fetches, each consuming two cycles, making up 16 of the cycles, and those appear to be blocking the dbus
rohitksingh has quit [Ping timeout: 272 seconds]
<zyp> once the ibus runs out of things to fetch, it releases cyc, allowing the interconnect to switch to serving the dbus, letting the write go through
rohitksingh has joined #litex
<zyp> I might be totally mistaken, but if this works out to 21 cycles for one iteration of a 8 instruction write loop through an inefficient interconnect, it's fairly understandable
alanvgreen has joined #litex
carlomaragno has joined #litex
flammit has joined #litex
carlomaragno has quit [Read error: Connection reset by peer]
flammit has quit [Write error: Connection reset by peer]
captain_morgan has quit [Quit: The Lounge - https://thelounge.chat]
rohitksingh has quit [Ping timeout: 260 seconds]
flammit has joined #litex
captain_morgan has joined #litex
carlomaragno has joined #litex
rohitksingh has joined #litex
SpaceCoaster has quit [Quit: ZNC 1.7.2+deb3 - https://znc.in]
SpaceCoaster has joined #litex
david-sawatzke[m has quit [Ping timeout: 244 seconds]
apolkosnik[m] has quit [Ping timeout: 258 seconds]
CarlFK[m] has quit [Ping timeout: 240 seconds]
sajattack[m] has quit [Ping timeout: 240 seconds]
promach3 has quit [Ping timeout: 246 seconds]
xobs has quit [Ping timeout: 246 seconds]
disasm[m] has quit [Ping timeout: 244 seconds]
jevinskie[m] has quit [Ping timeout: 244 seconds]
leons has quit [Ping timeout: 268 seconds]
jryans has quit [Ping timeout: 265 seconds]
oter has quit [Ping timeout: 260 seconds]
FFY00 has quit [Read error: Connection reset by peer]
key2 has quit [Ping timeout: 264 seconds]
<acathla> zyp, thank you for those explanations. How can I add bus_interconnect?
<zyp> same way you added cpu and uart :)
key2 has joined #litex
<acathla> but interconnect is added automatically, what's it's name in python/Litex?
<acathla> I found some builder_csr_interconnect in the verilog output
<zyp> I think the name is bus_interconnect, but I'm not sure
<acathla> zyp, I found soc.cpu because it's in the examples, but since I didn't add it manually, I don't know how to find it's name
<zyp> just try soc.bus_interconnect
<acathla> it does not work
<acathla> but in verilog, most added things, CPU, UART, RAM are named main_something, and there is some builder_csr_interconnect_adr.
<acathla> Time to sleep
FFY00 has joined #litex
david-sawatzke[m has joined #litex
promach3 has joined #litex
xobs has joined #litex
sajattack[m] has joined #litex
CarlFK[m] has joined #litex
david-sawatzke[m has quit [Quit: Bridge terminating on SIGTERM]
promach3 has quit [Quit: Bridge terminating on SIGTERM]
xobs has quit [Quit: Bridge terminating on SIGTERM]
CarlFK[m] has quit [Client Quit]
sajattack[m] has quit [Quit: Bridge terminating on SIGTERM]
promach3 has joined #litex
sajattack[m] has joined #litex
david-sawatzke[m has joined #litex
jevinskie[m] has joined #litex
disasm[m] has joined #litex
CarlFK[m] has joined #litex
leons has joined #litex
xobs has joined #litex
jryans has joined #litex
apolkosnik[m] has joined #litex