ChanServ changed the topic of #nmigen to: nMigen hardware description language · code at https://github.com/nmigen · logs at https://freenode.irclog.whitequark.org/nmigen
jeanthom has joined #nmigen
jeanthom has quit [Ping timeout: 272 seconds]
<_whitenotifier-f> [nmigen] whitequark commented on pull request #401: Preserve allow_reset_less when remapping ResetSignal. Closes #400 - https://git.io/Jf114
Degi has quit [Ping timeout: 246 seconds]
Degi has joined #nmigen
SpaceCoaster has joined #nmigen
_whitelogger has joined #nmigen
_whitelogger has joined #nmigen
jeanthom has joined #nmigen
hitomi2500 has joined #nmigen
jeanthom has quit [Ping timeout: 272 seconds]
jeanthom has joined #nmigen
Asu has joined #nmigen
<_whitenotifier-f> [nmigen] adamgreig synchronize pull request #401: Preserve allow_reset_less when remapping ResetSignal. Closes #400 - https://git.io/Jf1g4
<_whitenotifier-f> [nmigen] codecov[bot] edited a comment on pull request #401: Preserve allow_reset_less when remapping ResetSignal. Closes #400 - https://git.io/Jf1gp
<_whitenotifier-f> [nmigen] codecov[bot] edited a comment on pull request #401: Preserve allow_reset_less when remapping ResetSignal. Closes #400 - https://git.io/Jf1gp
<_whitenotifier-f> [nmigen] codecov[bot] edited a comment on pull request #401: Preserve allow_reset_less when remapping ResetSignal. Closes #400 - https://git.io/Jf1gp
<_whitenotifier-f> [nmigen] codecov[bot] edited a comment on pull request #401: Preserve allow_reset_less when remapping ResetSignal. Closes #400 - https://git.io/Jf1gp
<_whitenotifier-f> [nmigen] adamgreig commented on pull request #401: Preserve allow_reset_less when remapping ResetSignal. Closes #400 - https://git.io/Jf1FS
<_whitenotifier-f> [nmigen] whitequark commented on pull request #401: Preserve allow_reset_less when remapping ResetSignal. Closes #400 - https://git.io/Jf1Fp
<_whitenotifier-f> [nmigen] whitequark closed pull request #401: Preserve allow_reset_less when remapping ResetSignal. Closes #400 - https://git.io/Jf1g4
<_whitenotifier-f> [nmigen/nmigen] whitequark pushed 1 commit to master [+0/-0/±2] https://git.io/Jf1bU
<_whitenotifier-f> [nmigen/nmigen] adamgreig 02e30b5 - hdl.xfrm: preserve allow_reset_less when transforming ResetSignal.
<_whitenotifier-f> [nmigen] whitequark closed issue #400: ResetSignal's allow_reset_less fails on renamed reset_less domains - https://git.io/Jf1zx
hitomi2500 has quit [Quit: Nettalk6 - www.ntalk.de]
jeanthom has quit [Ping timeout: 246 seconds]
SpaceCoaster has quit [Ping timeout: 246 seconds]
SpaceCoaster has joined #nmigen
SpaceCoaster has quit [Ping timeout: 272 seconds]
SpaceCoaster has joined #nmigen
jeanthom has joined #nmigen
jeanthom has quit [Ping timeout: 258 seconds]
FFY00 has quit [Remote host closed the connection]
FFY00 has joined #nmigen
<daveshah> sweet!
<whitequark> thank :)
<whitequark> next steps: don't emit all of the signals into the VCD on each step; reconstruct localized/elided signals
<whitequark> oh, need to dump memories too
<Sarayan> neat
<Sarayan> very very neat
<Sarayan> I really need to finish this RE to go back to have fun with nmigen
<whitequark> one of the nice things I thought about is that with this vcd writer design, you can actually dump signals external to the simulation
<whitequark> for example, suppose you put part of your sim into cxxsim, but part into python
<Sarayan> oh neat
<whitequark> both c++ and python signals will be present
<Sarayan> or I could add the reference signal I'm supposed to reproduce, when a nice guy with a LA did recordings
<whitequark> absolutely
<whitequark> you do something like
<whitequark> value<16> reference;
<whitequark> vcd.add("\\reference", debug_item(reference));
<whitequark> then you modify it as the simulation goes, and it'll get sampled
<Sarayan> cute
<smkz> uwaa that vcd writing stuff really neat, whitequark ;;
<smkz> is really neat *
<whitequark> :3
<Sarayan> I need something better than gtkwave though then
<whitequark> the entire thing is uhm... 170 lines, including the license header https://paste.debian.net/1150621/
<Sarayan> gtkwave is not 170 lines :-)
<whitequark> yeah
<whitequark> gtkwave is solving a pretty complex problem
<whitequark> in a somewhat horrifying way
smkz has quit [Quit: smkz]
<Sarayan> I don't know
smkz has joined #nmigen
<Sarayan> I think the problem of displaying and wandering in vcd files is not that complex
<Sarayan> it probably does more than that, I guess
smkz has quit [Client Quit]
<whitequark> pulseview still doesn't have good enough mipmapping
<Sarayan> but the rest I don't need doesn't justify how unweidly it is for what I want
<whitequark> unwieldy?
<Sarayan> I'm probably using it badly, but things like "counting the number of edges in one signal between two edges of another" is annoying
smkz has joined #nmigen
<Sarayan> or simply getting a duration between two edges
<whitequark> ohh
<whitequark> yeah it's actually not good wrt that
<Sarayan> Like I say, I'm probably using it badly, but discoverability sucks
<Sarayan> or zoom so that I can see what's going on on a specific signa;
<Sarayan> In fact at that point I'm not sure what gtkwave is supposed to be about
<whitequark> about pain
<whitequark> i am not even joking
<agg> whitequark: latest cxxsim stuff looks amazing, very excited for it to come to nmigen, are you thinking of allowing python based black boxes at some point? I saw the capi won't currently
<whitequark> yeah
<whitequark> this actually depends more on the python side than the cxxrtl side
<whitequark> right now the way pysim represents processes doesn't mesh very well with the cxxrtl model
<whitequark> but it's all fixable
<agg> Sweet
Asuu has joined #nmigen
Asu has quit [Ping timeout: 265 seconds]
jeanthom has joined #nmigen
jeanthom has quit [Ping timeout: 256 seconds]
jeanthom has joined #nmigen
jeanthom has quit [Ping timeout: 265 seconds]