ChanServ changed the topic of #nmigen to: nMigen hardware description language · code at https://github.com/nmigen · logs at https://freenode.irclog.whitequark.org/nmigen · IRC meetings each Monday at 1800 UTC · next meeting August 3rd
electronic_eel has quit [Ping timeout: 264 seconds]
electronic_eel has joined #nmigen
cr1901_modern has quit [Ping timeout: 240 seconds]
Degi has quit [Ping timeout: 264 seconds]
Degi has joined #nmigen
cr1901_modern has joined #nmigen
electronic_eel has quit [Ping timeout: 246 seconds]
electronic_eel has joined #nmigen
electronic_eel has quit [Ping timeout: 240 seconds]
electronic_eel has joined #nmigen
jaseg has quit [Ping timeout: 260 seconds]
jaseg has joined #nmigen
d1b21 has joined #nmigen
d1b2 has quit [Read error: Connection reset by peer]
d1b21 is now known as d1b2
electronic_eel has quit [Ping timeout: 256 seconds]
electronic_eel has joined #nmigen
<_whitenotifier-b> [nmigen] whitequark commented on pull request #465: nmigen.sim._pyrtl: Add support for Assert/Assume - https://git.io/JJK5s
ChanServ changed the topic of #nmigen to: nMigen hardware description language · code at https://github.com/nmigen · logs at https://freenode.irclog.whitequark.org/nmigen · IRC meetings each Monday at 1800 UTC · next meeting August 10th
PyroPeter_ has joined #nmigen
PyroPeter has quit [Ping timeout: 240 seconds]
PyroPeter_ is now known as PyroPeter
<awygle> is there a more nmigen-y way to do what amounts to a namedtuple of Pins than to just.... do a namedtuple of Pins?
hitomi2507 has joined #nmigen
proteus-guy has joined #nmigen
chipmuenk has joined #nmigen
proteus-guy has quit [Ping timeout: 256 seconds]
jeanthom has quit [Ping timeout: 246 seconds]
samlittlewood has quit [Read error: Connection reset by peer]
samlittlewood has joined #nmigen
Asu has joined #nmigen
jeanthom has joined #nmigen
_whitelogger has joined #nmigen
<_whitenotifier-b> [nmigen] jeanthom commented on pull request #465: nmigen.sim._pyrtl: Add support for Assert/Assume - https://git.io/JJ6m1
<_whitenotifier-b> [nmigen] jeanthom edited pull request #465: nmigen.sim._pyrtl: Add support for Assert/Assume - https://git.io/JJK3H
cr1901_modern has quit [Ping timeout: 240 seconds]
cr1901_modern has joined #nmigen
<jeanthom> whitequark, What kind of formatting will be used for $display in Yosys?
<jeanthom> The same as Verilog?
emeb has joined #nmigen
alexhw has quit [Read error: Connection reset by peer]
<jeanthom> If anyone's interested, I got a super dirty are barely functionnal implementation of Display for nMigen: https://gist.github.com/jeanthom/d77d5e3698472e5149283da98922a020
<jeanthom> It should be compatible with the LiteX syntax (eg. m.d.sync += Display("Hello World!")). You can't use formatting like you would in Verilog though.
<jeanthom> s/are barely functionnal/and barely functional/
alexhw has joined #nmigen
<_whitenotifier-b> [nmigen-boards] rroohhh synchronize pull request #97: Add TE0714-03-50-2l - https://git.io/JJK0Z
<_whitenotifier-b> [nmigen-boards] rroohhh synchronize pull request #97: Add TE0714-03-50-2l - https://git.io/JJK0Z
<lkcl_> jeanthom: yes, definitely - that's fantastic.
<_whitenotifier-b> [nmigen-boards] rroohhh edited pull request #97: Add TE0714-03-50-2l - https://git.io/JJK0Z
<jeanthom> Here's an updated version of my Display() hack: https://gist.github.com/jeanthom/f97f5b928720d4adda9d295e8a5bc078
<jeanthom> You can now do things like m.d.sync += Display("%d", Signal(3, reset=7))
<jeanthom> but you cannot do this: m.d.sync += Display("%d", 7)
<jeanthom> I use native python formatting
<lkcl_> jeanthom: that seems very sensible
lkcl_ is now known as lkcl
<_whitenotifier-b> [nmigen-boards] rroohhh opened pull request #99: Microzed - https://git.io/JJ62W
<_whitenotifier-b> [nmigen-boards] rroohhh edited pull request #99: Add Microzed - https://git.io/JJ62W
hitomi2507 has quit [Quit: Nettalk6 - www.ntalk.de]
hitomi2507 has joined #nmigen
hitomi2507 has quit [Read error: Connection reset by peer]
jeanthom has quit [Ping timeout: 240 seconds]
smkz has quit [Quit: smkz]
jeanthom has joined #nmigen
jeanthom has quit [Remote host closed the connection]
jeanthom has joined #nmigen
<tannewt> does the simulator put elaboratable into some sort of sim state when passed in? I'm trying to decide how to setup simulator testing of my dual role peripheral objects. here is what I'm doing https://github.com/tannewt/systemonachip/blob/main/systemonachip/peripheral/timer.py#L105
<tannewt> right now I have a simulator bus class that will eventually perform reads and writes over the simulated bus
smkz has joined #nmigen
jeanthom has quit [Ping timeout: 256 seconds]
Asuu has joined #nmigen
Asu has quit [Ping timeout: 256 seconds]
Asuu has quit [Remote host closed the connection]
<whitequark> tannewt: the simulator doesn't touch the elaboratable at all
<tannewt> whitequark: does it call elaborate to connect stuff?
<whitequark> tannewt: it calls .elaborate() on the topmost fragment, which returns a tree of fragments
<tannewt> right. submodules are either elaboratables or fragments
<tannewt> so I should be able to simulate at the bus level
<tannewt> and just do this weird two instance thing
chipmuenk has quit [Quit: chipmuenk]
<whitequark> two instance thing?
<whitequark> also, FYI: I'm on vacation this week and next one
<_whitenotifier-b> [nmigen-boards] whitequark commented on pull request #99: Add Microzed - https://git.io/JJ6Hb
<cr1901_modern> What's this "va-cay-shun" thing to which you refer?
<whitequark> cr1901_modern: it's what you do when your mental health goes down the drain so badly you can't work anymore
<cr1901_modern> Ahhh :(. Sorry.
<tannewt> sorry, missed this. whitequark feel free to ignore when you are away. it's very important to step away
<tannewt> in my example here: https://github.com/tannewt/systemonachip/blob/main/systemonachip/peripheral/timer.py#L105 I instantiate Timer twice. Once with the bus to hook up to and be the virtual hardware. I instantiate a second time to use it as a driver with a bus that talks to the simulated bus.
<_whitenotifier-b> [nmigen-boards] rroohhh commented on issue #89: [RFC] handling boards that are very similar - https://git.io/JJ65t
<_whitenotifier-b> [nmigen-boards] whitequark commented on pull request #99: Add Microzed - https://git.io/JJ6d8
<_whitenotifier-b> [nmigen-boards] whitequark closed pull request #99: Add Microzed - https://git.io/JJ62W
<_whitenotifier-b> [nmigen/nmigen-boards] whitequark pushed 1 commit to master [+2/-0/±0] https://git.io/JJ6dB
<_whitenotifier-b> [nmigen/nmigen-boards] rroohhh 859baba - Add MicroZed Z010 and Z020.
<_whitenotifier-b> [nmigen-boards] rroohhh commented on pull request #99: Add Microzed - https://git.io/JJ6da
<awygle> glad to hear it wq, hope you enjoy yourself