<ZipCPU>
Ahh, yes ... the reset within the faxil_slave works off of a *synchronous* reset
<ZipCPU>
As a result, if the reset is asserted on a given cycle, the VALID must be low on the *following* cycle
<ZipCPU>
As for asynchronous resets, anything asynchronous requires a synchronizer at the end of it. That means that a single clock cycle asynchronous reset isn't going to happen
<ZipCPU>
piegames1: Another thing to remember, according to spec you cannot have a combinational path between AXI inputs and outputs. That means everything must be registered. Registering the xVALID signals requires that it takes a clock to respond to a reset.
meawoppl has quit [Remote host closed the connection]
d0nker5 has quit [Quit: leaving]
d0nker5 has joined #yosys
_whitelogger has joined #yosys
s_frit has quit [Remote host closed the connection]
s_frit has joined #yosys
attie has joined #yosys
attie has quit [Ping timeout: 260 seconds]
_whitelogger has joined #yosys
rohitksingh has joined #yosys
rohitksingh has quit [Ping timeout: 260 seconds]
Cerpin has quit [Ping timeout: 246 seconds]
emeb_mac has quit [Quit: Leaving.]
tmichalak has joined #yosys
m4ssi has joined #yosys
pie_ has quit [Ping timeout: 258 seconds]
attie has joined #yosys
dys has joined #yosys
pie_ has joined #yosys
fsasm has joined #yosys
<piegames1>
zipcpu, thanks and thanks. With the rule about "no combinatorial paths" I did not think of the reset as "input", but it kind of makes sense
pie_ has quit [Ping timeout: 258 seconds]
pie_ has joined #yosys
gmc has quit [Remote host closed the connection]
finnb has joined #yosys
<finnb>
Is there a place to talk about open source firmware in general?
<whitequark>
what kind of firmware?
<finnb>
FPGA firmware
<finnb>
any kind
<whitequark>
##openfpga maybe
<finnb>
Thanks :)
lukego has quit [Quit: Connection closed for inactivity]