zng has quit [Read error: Connection reset by peer]
zng has joined ##openfpga
gnufan_home has quit [Quit: Leaving.]
rohitksingh has quit [Ping timeout: 264 seconds]
freemint has quit [Ping timeout: 252 seconds]
freemint has joined ##openfpga
rohitksingh has joined ##openfpga
gregdavill has joined ##openfpga
<pie_>
oh so this doesnt actually involve quntum stuff thats just the name of the thing
<pie_>
you had me for a second there
<TD-Linux>
there are a discrete number of interconnects
<sorear>
everything is "quantum" these days, it's an all-purpose buzzword
<sorear>
and it was one back before the QC race started attracting as much attention
<sorear>
(is this a real thing or just an artifact of my perception? I don't remember a big hoopla when IBM factored 15 with a flask of R-125, but I wasn't very old)
ZipCPU|lapt0p has quit [Read error: Connection reset by peer]
<rombik_su>
I wonder if there will be *just* HLS flow option without all the middle-man stuff with ARM and Linux.
<TD-Linux>
unlikely, you need something to feed the HLS
<TD-Linux>
I mean IIRC their HLS tools will generate stuff with AXI Stream ports
gnufan_home has joined ##openfpga
<rombik_su>
Yeah, from the looks of it, it's the most plausible option.
<duck2>
"use Vitis to compile C/C++ algorithms down to logic, and use that to configure an FPGA, or you can write AI code that is combined with Xilinx's deep-learning acceleration engines" ugh