X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 260 seconds]
X-Scale` is now known as X-Scale
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
sgstair_ has joined ##openfpga
sgstair has quit [Ping timeout: 265 seconds]
sgstair_ is now known as sgstair
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
freemint has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
freemint has quit [Ping timeout: 248 seconds]
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 265 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 260 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
calle__ has joined ##openfpga
mumptai_ has quit [Ping timeout: 265 seconds]
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
tlwoerner has quit [Quit: Leaving]
<pie_[bnc]> help does anyone here know how phase diagrams work? i need some help for my materials science exam
<pie_[bnc]> (particularly, im trying to understand whats going on here https://en.wikipedia.org/wiki/Lever_rule)
Bob_Dole has quit [Ping timeout: 260 seconds]
* pie_[bnc] has a go at the textbook
Hoernchen has quit [Ping timeout: 268 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Bike has quit [Quit: Lost terminal]
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 260 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 240 seconds]
X-Scale` is now known as X-Scale
Jybz has joined ##openfpga
<TD-Linux> I noticed that the lifcl alureg block has flag outputs, but those aren't actually required by risc-v either, are they? https://twitter.com/fpga_dave/status/1205219899397812233
<tnt> TD-Linux: but you need them if you want to use that alu to check jump conditions.
<tnt> they're not 'exposed' in the ISA. but internally they're still needed.
<TD-Linux> tnt, what about the V flag though?
<TD-Linux> afaik conditional jumps on risc-v only need z and sign?
<tnt> don't you need V for the signed/unsigned compares ?
<tnt> I'm a bit fuxxy on that tbh, I only ever look it up when I need it.
<TD-Linux> oh maybe actually. I've never written a risc-v core myself if you can't tell.
<TD-Linux> I was just playing with the idea of abusing alureg to implement 68k
ZirconiumX has quit [Quit: Love you all~]
_whitelogger has joined ##openfpga
Hoernchen has quit [Ping timeout: 268 seconds]
Hoernchen has joined ##openfpga
Asu has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 240 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
freemint has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
freemint has quit [Ping timeout: 265 seconds]
ZirconiumX has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
ZipCPU|Laptop has quit [Ping timeout: 272 seconds]
ZipCPU|Laptop has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
Bike has joined ##openfpga
<pepijndevos> Is any of you active on Mastodon? Trying to find some interesting people.
freemint has joined ##openfpga
freemint has quit [Ping timeout: 240 seconds]
freemint has joined ##openfpga
_florent_ has quit []
_florent_ has joined ##openfpga
<eddyb> TD-Linux: heh I would try this with MIPS first
<TD-Linux> yeah except no one wants mips
<eddyb> ... touche
<eddyb> (well there is some retro emulation that might be relevant, from before everyone moved to PPC)
freemint has quit [Ping timeout: 248 seconds]
freemint has joined ##openfpga
freemint has quit [Ping timeout: 265 seconds]
<ZirconiumX> Honestly I almost had respect for Wave until they abruptly terminated MIPS Open
<ZirconiumX> Now it feels like they were trying to play a patent trap
<GenTooMan> huh well MIPS is now obsolete the only way to make it considered was to give it away'
sorear has quit []
sorear has joined ##openfpga
<ZirconiumX> "obsolete" is a tricky term here. I'd say something like Alpha is definitely "obsolete" (and public domain, to the best of my knowledge), but MIPS does see some amount of use
<daveshah> Plenty of more-or-less-MIPS-ISA-compatible cores in all kind of odd cheap networking chips etc
<sorear> alpha had a fun long tail of use as the Illinois Verilog Model
<fseidel> some of the Chinese MIPS cores don't have the unaligned load ops (LHL, LHR) because those were patented, so they're not technically full-on MIPS compatible
<fseidel> but very close
<fseidel> *LWL, LWR
<daveshah> hah
_franck_ has quit [Remote host closed the connection]
_franck_ has joined ##openfpga
_franck_ has quit [Remote host closed the connection]
_franck_ has joined ##openfpga
<GenTooMan> that is the issue with MIPS it has become obscura
tlwoerner has joined ##openfpga
ZipCPU|Laptop has quit [Ping timeout: 265 seconds]
<eddyb> can't wait to see RISC-V chips in commodity wireless routers :P
<eddyb> (although I think around 802.11ac or even earlier, MIPS started to get replaced with ARM?)
Jybz has quit [Quit: Konversation terminated!]
Morn__ is now known as Morn_
calle__ has quit [Remote host closed the connection]
<ZirconiumX> Bring back SuperH, arguably the least-RISC RISC :P
<cr1901_modern> ZirconiumX: /join #j-core
Asu has quit [Remote host closed the connection]
Hoernchen has quit [Ping timeout: 268 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 256 seconds]
Hoernchen has joined ##openfpga
Hoernchen has quit [Ping timeout: 248 seconds]
Hoernchen has joined ##openfpga
_franck_ has quit [Remote host closed the connection]
_franck_ has joined ##openfpga
anticw has quit [Remote host closed the connection]