emeb_mac has joined ##openfpga
show1 has quit [Quit: WeeChat 2.7]
Degi has quit [Ping timeout: 260 seconds]
Degi has joined ##openfpga
kmehall_ has quit [Remote host closed the connection]
kmehall has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]
ZombieChicken has quit [Quit: WeeChat 2.7]
mumptai has joined ##openfpga
Jybz has joined ##openfpga
Asu has joined ##openfpga
ZombieChicken has joined ##openfpga
ovf has quit [Ping timeout: 245 seconds]
levi has quit [Ping timeout: 272 seconds]
yuriks has quit [Read error: Connection reset by peer]
levi has joined ##openfpga
yuriks has joined ##openfpga
ovf has joined ##openfpga
adamse has quit [Ping timeout: 245 seconds]
show1 has joined ##openfpga
adamse has joined ##openfpga
Asu has quit [Remote host closed the connection]
Asu has joined ##openfpga
fibmod has quit [Ping timeout: 265 seconds]
fibmod has joined ##openfpga
fibmod has quit [Ping timeout: 240 seconds]
emeb has joined ##openfpga
<
sensille>
is there a generic way to access internal symbols in verilator? and can i prevent them from being optimized away?
* sensille
found --public
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 272 seconds]
X-Scale` is now known as X-Scale
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 260 seconds]
X-Scale` is now known as X-Scale
rohitksingh has quit [Ping timeout: 240 seconds]
clever has quit [Ping timeout: 260 seconds]
clever has joined ##openfpga
Jybz has quit [Quit: Konversation terminated!]
emeb_mac has joined ##openfpga
rohitksingh has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]
rohitksingh has quit [Ping timeout: 240 seconds]
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 272 seconds]
rohitksingh has joined ##openfpga
Asu has quit [Quit: Konversation terminated!]
mumptai has quit [Quit: Verlassend]
rohitksingh has quit [Ping timeout: 268 seconds]
rohitksingh has joined ##openfpga