m_w has joined ##openfpga
emeb_mac has joined ##openfpga
emeb has quit [Quit: Leaving.]
rohitksingh has quit [Ping timeout: 240 seconds]
Stary has quit [Quit: ZNC - http://znc.in]
m_w has quit [Quit: leaving]
Stary has joined ##openfpga
rohitksingh has joined ##openfpga
zng has quit [Quit: ZNC 1.7.2 - https://znc.in]
zng has joined ##openfpga
Degi has quit [Ping timeout: 258 seconds]
Degi has joined ##openfpga
genii has joined ##openfpga
genii has quit [Quit: Morning comes early.... GO LEAFS GO!]
rohitksingh has quit [Ping timeout: 248 seconds]
rohitksingh has joined ##openfpga
Bike has quit [Quit: Lost terminal]
____ has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]
____ has quit [Quit: Nettalk6 - www.ntalk.de]
____ has joined ##openfpga
OmniMancer has joined ##openfpga
m4ssi has joined ##openfpga
Asu has joined ##openfpga
m4ssi has quit [Ping timeout: 240 seconds]
m4ssi has joined ##openfpga
massi_ has joined ##openfpga
m4ssi has quit [Read error: Connection reset by peer]
massi_ has quit [Read error: Connection reset by peer]
m4ssi has joined ##openfpga
m4ssi has quit [Read error: Connection reset by peer]
m4ssi has joined ##openfpga
rohitksingh has quit [Ping timeout: 248 seconds]
_whitelogger has joined ##openfpga
____ has quit [Quit: Nettalk6 - www.ntalk.de]
<marex-cloud> Hi, any thoughts on the Cologne chip FPGAs?
<marex-cloud> They claim they work with the community to get their FPGAs fully supported upstream
<tnt> Never heard of them before today.
<sensille> 8-input LUTs
<sensille> can't easily find a price tag
<tnt> Anything that says "contact us" and isn't available on classic distributors is not all that interesting imho.
Zorix has quit [Ping timeout: 240 seconds]
<tnt> I'm not sure they are LUT8 btw.
Zorix has joined ##openfpga
<OmniMancer> tnt: Who know what this means: 8 inputs with LUT-2 tree
<OmniMancer> Also its LUT tree thing has two outputs but those go directly to the two FFs, so there is no way to use a flipflop without passing its input through the logic block
<tnt> yeah, the ice40 is the same, you need to go through the lut
<tnt> and yeah, not exactly sure what they mean with their "8 inputs with LUT-2 tree". Not sure if it's just 2 LUT4s with a final mux.
<OmniMancer> if it is two LUT4s with a final mux I don't know where they get the signal for that
<OmniMancer> The combining muxes on ECP5 and Anlogic are usually fed from the signal that can be used as the FF input
genii has joined ##openfpga
<OmniMancer> tnt: it certainly suggests it can also be 2 LUT4s, but one would have to see when software for synthing them exists
OmniMancer has quit [Quit: Leaving.]
<gruetzkopf> ooh, colognechip into fpga now?
<gruetzkopf> only have their isdn stuff around
<q3k> i can't belive they called them 'gatemate'
emeb has joined ##openfpga
_whitelogger has joined ##openfpga
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 260 seconds]
X-Scale` is now known as X-Scale
m4ssi has quit [Remote host closed the connection]
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 260 seconds]
X-Scale` is now known as X-Scale
ZipCPU is now known as ZipCPU|afk
mumptai has joined ##openfpga
Jybz has joined ##openfpga
rohitksingh has joined ##openfpga
Sellerie has quit [Quit: The Lounge - https://thelounge.chat]
Sellerie has joined ##openfpga
Jybz has quit [Quit: Konversation terminated!]
rohitksingh has quit [Ping timeout: 240 seconds]
<mumptai> anyone familiar with yosys+ghdl and an error: "error: synth: bad elaboration order of objects"?
<mumptai> "
<ZirconiumX> pepijndevos: ^
<mumptai> there is actually an issue on github, rather similar: https://github.com/tgingold/ghdlsynth-beta/issues/87
rohitksingh has joined ##openfpga
mumptai has quit [Quit: Verlassend]
lutsabound has joined ##openfpga
rohitksingh has quit [Ping timeout: 265 seconds]
Asu has quit [Remote host closed the connection]
Bike has joined ##openfpga
_whitelogger has joined ##openfpga