fibmod has joined ##openfpga
<clever> azonenberg: 1: https://www.flashrom.org/Serprog i could implement this into recovery.bin, and then flashrom can access the chips directly, even on a bricked board
<clever> the current way to un-brick is a closed-source recovery.bin that can just fail with no way to diagnose why
<clever> azonenberg: 2: i dont yet know how to bring the ddr4 or arm online, but you can stick to the 128kb L2 cache, and treat the rpi4 like an arduino, program the SPI flash, and let it run something dumb on boot!
<clever> azonenberg: 3: the ultimate goal, replace the SPI firmware, with open-source code to bring the dram online, and boot linux (perhaps using uefi for example)
<clever> azonenberg: without the key, you must start at the star4.elf stage, where dram is already online, you need an SD card, and you already relied on 1 blob to get this far
<azonenberg> interesting
<azonenberg> i say have fun :p
<clever> i have been :D
<clever> if you rename this to recovery.bin and pop it into an rpi4, you get a 115200 baud shell, with little-kernel being fully interactive
<clever> i'm mostly worried about what broadcom might try, if i was to leak the key
<clever> azonenberg: i also need to better understand how this key is generated, knowing that may greatly simplify cracking future models, and also allow codesigning on the older models
Maylay has quit [Ping timeout: 268 seconds]
Maylay has joined ##openfpga
lopsided98 has quit [Remote host closed the connection]
lopsided98 has joined ##openfpga
Degi has quit [Ping timeout: 268 seconds]
Degi has joined ##openfpga
tlwoerner has quit [Excess Flood]
tlwoerner has joined ##openfpga
rohitksingh has joined ##openfpga
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 265 seconds]
X-Scale` is now known as X-Scale
____ has joined ##openfpga
OmniMancer has joined ##openfpga
mumptai has joined ##openfpga
emeb_mac1 has joined ##openfpga
emeb_mac1 has quit [Client Quit]
emeb_mac has quit [Ping timeout: 240 seconds]
zng has quit [Ping timeout: 265 seconds]
zng has joined ##openfpga
zng has quit [Ping timeout: 240 seconds]
zng has joined ##openfpga
zng_ has joined ##openfpga
ym has quit [Ping timeout: 240 seconds]
zng has quit [Ping timeout: 272 seconds]
ym has joined ##openfpga
m4ssi has joined ##openfpga
rohitksingh has quit [Ping timeout: 240 seconds]
mumptai has quit [Remote host closed the connection]
<jn__> clever: serprog support would be fun
ktemkin has quit []
____ has quit [Quit: Nettalk6 - www.ntalk.de]
____ has joined ##openfpga
ktemkin has joined ##openfpga
OmniMancer has quit [Quit: Leaving.]
____ has quit [Quit: Nettalk6 - www.ntalk.de]
<clever> jn__: there is also a user from #raspberrypi that has a broken rpi4 board, recovery.bin fails to hash files correctly and refuses to re-flash things, and the spi fails the hmac checks, causing it to fall thru to usb-device mode
<clever> jn__: if i had serprog, we could write to the flash and dump it back out, and see exactly how it differs
<jn__> yep
<jn__> flashrom would even *tell* you how many bytes in which range are wrong
emeb has joined ##openfpga
genii has joined ##openfpga
rohitksingh has joined ##openfpga
zignig has quit [Quit: leaving]
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined ##openfpga
psistarpsi has joined ##openfpga
<clever> jn__: while the stock recovery.bin, reads the file&hash from the sd card, then complains that the hash isnt right, and fails, with zero interaction
<clever> which implies to me, that something went wrong with the SD card routines
<clever> but the devs cant really be bothered to play 20 questions with a broken board, lol
<jn__> hmm
<clever> and i wouldnt want to force them to
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined ##openfpga
mumptai has joined ##openfpga
rohitksingh has quit [Ping timeout: 240 seconds]
m4ssi has quit [Quit: Leaving]
rohitksingh has joined ##openfpga
Asu has joined ##openfpga
psistarpsi has quit [Remote host closed the connection]
mkru has joined ##openfpga
mkru has quit [Client Quit]
rohitksingh has quit [Ping timeout: 272 seconds]
rohitksingh has joined ##openfpga
Jybz has joined ##openfpga
m4ssi has joined ##openfpga
<tnt> daveshah: by any chance to you have any clue how to use the serdes refclk as input for a pll ? I don't see a 'REFCLK' block in the NX libraries reference guid.
<daveshah> Haven't looked at the SERDES at all, but let me peek at the routing graph
<tnt> (I mean I'm not really trying to use the serdes at al but on the nx evn board the clock is connected there ...)
<daveshah> Assuming by serdes you mean pcie btw?
<tnt> yes.
rohitksingh has quit [Ping timeout: 240 seconds]
<tnt> It's called serdes everywhere in the EVN user manual.
<daveshah> I think you would need to instantiate the core and use one of the core clock outputs to get at the refclk
<daveshah> I don't think there is an obvious direct path for the refclk anywhere
<tnt> Damn that's inconvenient :/
<daveshah> At least there is an internal oscillator for blinky
<tnt> Sure but I wanted to see if I could make the CDR work better there than on my custom board.
m4ssi has quit [Remote host closed the connection]
m4ssi has joined ##openfpga
Guest29988 has quit [Ping timeout: 260 seconds]
Jybz has quit [Quit: Konversation terminated!]
<sensille> i'm trying to find a way to dynamically resolve symbols within a verilator testbench. I already found i can statically access them in the top level object
ubuntu has joined ##openfpga
ubuntu is now known as Guest69534
m4ssi has quit [Remote host closed the connection]
mumptai has quit [Quit: Verlassend]
Asu has quit [Ping timeout: 240 seconds]
Bike has joined ##openfpga
emeb has quit [Quit: Leaving.]