ZombieChicken has quit [Ping timeout: 240 seconds]
emeb has quit [Quit: Leaving.]
freemint has quit [Ping timeout: 256 seconds]
Bike has joined ##openfpga
_whitelogger has joined ##openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 272 seconds]
Degi_ is now known as Degi
Bike has quit [Quit: Lost terminal]
rohitksingh has joined ##openfpga
ZombieChicken has joined ##openfpga
<whitequark> tpw_rules: still yet to review, sorry
<whitequark> kinda busy with nmigen
OmniMancer has joined ##openfpga
rohitksingh has quit [Ping timeout: 240 seconds]
ZombieChicken has quit [Ping timeout: 260 seconds]
Asu has joined ##openfpga
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 265 seconds]
X-Scale` is now known as X-Scale
OmniMancer has quit [Quit: Leaving.]
OmniMancer has joined ##openfpga
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 240 seconds]
X-Scale` is now known as X-Scale
Bike has joined ##openfpga
freemint has joined ##openfpga
freemint has quit [Remote host closed the connection]
freemint has joined ##openfpga
freemint has quit [Ping timeout: 256 seconds]
<tnt> I'm wondering if the ice40 pll can stay locked through a dynanic reconfig if you only change the plloutselect value ...
<whitequark> would be fun to try
<tnt> Yup. The sim model doesn't seem like it would work though (it requires reset to be asserted during the reconfig phase)
<daveshah> Yeah, there seems like there would be no other way of loading the config
<tnt> does icestorm/nextpnr support the SDI/SDO/SCLK pins of the pll btw ? haven't even tried that yet ...
<daveshah> Never tested it, but probably
<daveshah> I think you need to set TEST_MODE to 1 to enable them btw
<tnt> Oh, good to know !
Zorix has quit [Ping timeout: 265 seconds]
Zorix has joined ##openfpga
keesj has quit [Ping timeout: 240 seconds]
juri_ has quit [Ping timeout: 252 seconds]
juri_ has joined ##openfpga
juri_ has quit [Ping timeout: 240 seconds]
Zorix has quit [Quit: Leaving]
juri_ has joined ##openfpga
Zorix has joined ##openfpga
<tnt> Is there any way to have different params for each instance when instanciating an array ? like my_submod #( .param({1,2,3,4}) ) dut_I[3:0] ( ... );
<whitequark> wow, you can do that in verilog?
freemint has joined ##openfpga
<daveshah> Yes
<daveshah> (I'm not sure about the param bit but it works in general)
freemint has quit [Ping timeout: 256 seconds]
Maya-sama has joined ##openfpga
freemint has joined ##openfpga
hackkitten has quit [Ping timeout: 272 seconds]
Maya-sama is now known as Miyu
vup has quit [Quit: vup]
anuejn has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
anuejn has joined ##openfpga
vup has joined ##openfpga
freemint has quit [Ping timeout: 256 seconds]
freemint has joined ##openfpga
Miyu is now known as hackkitten
freemint has quit [Ping timeout: 256 seconds]
freemint has joined ##openfpga
freemint has quit [Ping timeout: 256 seconds]
<swetland> I saw that for the first time the other day (instancing an array of modules). verilog continues to surprise me (occasionally in a good way)
<whitequark> cats can have little an array of verilog modules, as a treat
<daveshah> lol
Thorn has quit [Ping timeout: 260 seconds]
Thorn__ has joined ##openfpga
Thorn__ is now known as Thorn
tux3_ is now known as tux3
Asu has quit [Ping timeout: 256 seconds]
freemint has joined ##openfpga
ZombieChicken has joined ##openfpga
freemint has quit [Ping timeout: 256 seconds]