indy has quit [Read error: Connection reset by peer]
indy has joined ##openfpga
<cr1901_modern>
Strange, usually Cliff Cummings gives good advice- I guess this is an inverse stopped clock moment
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 260 seconds]
X-Scale` is now known as X-Scale
<OmniMancer>
what does default_nettype none do?
<ktemkin>
by default, Verilog assumes all undeclared identifiers it runs into are of type wire
<ktemkin>
this is typically undesirable, since then any typo results in a unique-but-valid wire
<ktemkin>
default_nettype changes the type assumed for an undeclared identifier; setting it to “none” effectively disables implicit declaration of identifiers
<tnt>
I wish it was file scoped though ... (i.e. reset when parsing another file).
<ktemkin>
OmniMancer: so, more or less: it forces you to declare each net you want to work with, and thus prevents e.g. really wonk behaviors if you make a typo
<OmniMancer>
All this is telling me is that the guideline should be to not use Verilog, ever.
<ZirconiumX>
OmniMancer: this is a good rule of thumb
gregdavill has quit [Remote host closed the connection]
X-Scale` has joined ##openfpga
gregdavill has joined ##openfpga
X-Scale has quit [Ping timeout: 268 seconds]
X-Scale` is now known as X-Scale
freemint has quit [Remote host closed the connection]
freemint has joined ##openfpga
gregdavill has quit [Quit: Leaving]
<OmniMancer>
I'm kind of glad I learned VHDL first, but I know it has its own troubles.
Bike has joined ##openfpga
OmniMancer has quit [Quit: Leaving.]
<ktemkin>
wew, the argument against `default_nettype in that guidelines paper is far out
<tpw_rules>
maybe the author needs a new keyboard
Zorix has quit [Ping timeout: 245 seconds]
Zorix has joined ##openfpga
<q3k>
it's basically 'just write good code'
freemint has quit [Ping timeout: 240 seconds]
hackkitten is now known as Miyu
freemint has joined ##openfpga
Maya-sama has joined ##openfpga
Maya-sama is now known as hackkitten
Miyu has quit [Ping timeout: 272 seconds]
rohitksingh has joined ##openfpga
<somlo>
q3k: to be fair, it's from 2002 (so about 18 years old) -- I'd be curious if the author still feels the same way about it *today* :)
<q3k>
good question
<q3k>
hdl software engineering quality did get quite better over the past 15 years as far as i can tell
<nats`>
q3k, opensource one or industrial one ? :D
<nats`>
hint: there is only one good answer :p
<somlo>
"sunlight is the best of disinfectants", said some famous person or another :D
<q3k>
mostly talking about industry
<sensille>
on ecp4, is it possible to switch the pull_up/down from the logic or only via configuration?
<daveshah>
(assuming ecp5) only via configuration
<sensille>
yeah, 5, sorry
<sensille>
ok, thanks
rohitksingh has quit [Ping timeout: 240 seconds]
<awygle>
"don't add it to working code" is reasonably defensible
<awygle>
but "don't use it ever" is whack
rohitksingh has joined ##openfpga
marble has quit [Ping timeout: 258 seconds]
marble has joined ##openfpga
<ktemkin>
small brain: I can avoid bugs if the compiler checks things for me
<ktemkin>
galaxy brain: I only make typos when you make me type -unnecessary garbage-