03:11
CarlFK has joined #litex
04:20
_whitelogger has joined #litex
04:34
key2 has quit [Read error: Connection reset by peer]
04:34
key2 has joined #litex
04:35
daveshah has quit [Ping timeout: 245 seconds]
04:35 _florent_ has quit [Ping timeout: 245 seconds]
04:36
daveshah has joined #litex
04:46
CarlFK has quit [Ping timeout: 258 seconds]
04:49 _florent_ has joined #litex
05:32
CarlFK has joined #litex
05:38
_whitelogger has joined #litex
08:38
_whitelogger has joined #litex
08:56
CarlFK has quit [Ping timeout: 268 seconds]
10:31
CarlFK has joined #litex
11:13
st-gourichon-fid has quit [Ping timeout: 260 seconds]
11:14
CarlFK has quit [Ping timeout: 258 seconds]
12:58
CarlFK has joined #litex
14:13
st-gourichon-fid has joined #litex
15:23
_whitelogger has joined #litex
16:38
st-gourichon-f has joined #litex
16:38
st-gourichon-fid has quit [Ping timeout: 260 seconds]
21:45
<
mithro >
xobs / somlo: I just came up with a truly horrifying idea...
21:45
<
mithro >
xobs / somlo: I think we should have wishbone and litex-csr busses in Linux
21:46
<
mithro >
xobs / somlo: Once you have that abstraction, you can attach a wishbone / litex-csr bus via MMIO, PCIe, etc...
21:46
<
mithro >
xobs / somlo: But it also provides the idea of attaching them via Ethernet or USB!?
21:55
CarlFK has quit [Read error: Connection reset by peer]
21:56 _franck_ has joined #litex
21:59 _franck_ has quit [Remote host closed the connection]
22:12 _franck_ has joined #litex
22:13 _franck_ has left #litex [#litex]
22:13 _franck_ has joined #litex
22:26
CarlFK has joined #litex
23:33
CarlFK has quit [Read error: Connection reset by peer]
23:44
<
somlo >
mithro: I like it :)
23:44
<
tpb >
Title: RFC: update liteeth driver to automatically calculate hwreg offsets by gsomlo · Pull Request #60 · litex-hub/linux-on-litex-vexriscv · GitHub (at github.com)
23:44
<
somlo >
mithro: that there should be some sort of LiteX SoC bus driver in Linux, and devices hanging off of it should inherit its properties (e.g. csr_data_width), or even better, simply use its exported accessors to read/write their hardware registers, without having to deal with csr_data_width, alignment, etc.
23:45
<
somlo >
* without having to deal with csr_data_width and alignment
*directly* on their own, that is
23:58
tpb has quit [Remote host closed the connection]
23:59
tpb has joined #litex