_whitelogger has joined #litex
_whitelogger has joined #litex
_whitelogger has joined #litex
sajattack has joined #litex
<tpb> Title: Add de10 nano board by sajattack · Pull Request #39 · litex-hub/litex-boards · GitHub (at github.com)
Claude has joined #litex
<Claude> hello
<sajattack> o/
<Claude> not sure if this is the right place to ask, but i have a bit of trouble running litex. i did the install accoring to the readme (./litex_setup.py init install --user) , on a debian 9.9 system. as far as i can tell all depencies are met. still after the install, which runs trough without any error, i get an error when i run e.g. the litex-boards ulx3s target. i get the error "ImportError: No module named
<Claude> 'litex_boards.official.platforms.ulx3s'"
<sajattack> I'm just as much a noob as you are, but I think maybe litex_boards is separate?
<Claude> is there anywhere some more documentation than the small readme ? :)
<sajattack> https://github.com/litex-hub/litex-boards try the setup.py here
<tpb> Title: GitHub - litex-hub/litex-boards: LiteX boards files (at github.com)
<sajattack> idk, I just showed up here because I was trying to port a new board
<Claude> ahhh ok good hint , get an permission error when running it manually. will look into it. thanks
<Claude> sajattack: ah yeah exactly the same for me :) brining up a ecp5 board at the moment. now ddr3 its on the list :)
<sajattack> code is documentation :P
<sajattack> sudo it?
<sajattack> do you know how a board is supposed to behave when you flash basesoc?
<sajattack> I got uart echoback and no idea if that's right
<sajattack> also need to learn how to add ddr3 at some point I think
<Claude> hm no not really. so far i just had the prjtrellis attosoc example ported over to my board and did most of the bringup with that
<sajattack> ok
<sajattack> I copied the de0nano and modified until I had de10nano
<sajattack> but no idea if I did it right lol
<sajattack> one major difference is no sdram
<sajattack> and when I try linux-on-litex-vexriscv, I get an error in the dts about no main_ram key
<sajattack> so I think that's related
<sajattack> but at least my build passes for the board def and I get uart echo
<Claude> no luck with sudo
<_florent_> Hi sajattack, Claude
<Claude> hi _florent_
<_florent_> thanks @sajattack for the board support, i'll review it soon
<_florent_> @Claude have you been able to revolve your issue?
<Claude> _florent_: so far not
<tpb> Title: GitHub - enjoy-digital/litex: Build your hardware, easily! (at github.com)
<_florent_> if you go to litex/boards/targets are you able to build one of the target there?
<Claude> _florent_: sorry was afk
<Claude> yes this i did. the install to --user , running e.g. the ulx3s target
<_florent_> can you try to do: ./litex_setup.py init and then sudo ./litex_setup install?
<_florent_> if it's not working, please post the install logs here to try to understand
<Claude> _florent_: didn't worked
<Claude> the log
<tpb> Title: =~=~=~=~=~=~=~=~=~=~=~= PuTTY log 2020.01.25 13:34:03 =~=~=~=~=~=~=~=~=~=~=~= m - Pastebin.com (at pastebin.com)
<_florent_> ok thanks, is it the same if you do sudo ./litex_setup.py install?
<Claude> _florent_: yes
<Claude> actually it was with sudo installing it
<_florent_> ok, and just to see if it's an issue with litex or litex-boards, can you try to build one of the targets directly in litex: "cd litex/litex/boards/targets" and "./ulx3s.py --gateware-toolchain=trellis "for example
<Claude> _florent_: ah wait a minute. need to install the risc-v gcc first
<Claude> _florent_: ok this went trough
<_florent_> ok, so LiteX and the cores are installed correctly, the issue you had seems specific to litex-boards
<Claude> _florent_: thank you very much for the support
<_florent_> Claude: happy you got it working, are you trying to add support for the colorlight board in SODIMM form factor you reversed?
<Claude> _florent_: hah :) no not yet , bringup of my own ecp5 board . This weekend is ddr3 time https://usercontent.irccloud-cdn.com/file/q8s2PaVY/irccloudcapture8546153713907761825.jpg
<_florent_> Ah ok nice
<_florent_> You can look at the Versa ECP5 or OrangeCrab for some inspiration
<Claude> currently cloning the orangeCrab ddr3 test :)
<Claude> perfect that builds , i can adjust for my board
_whitelogger has joined #litex
rohitksingh has quit [Ping timeout: 245 seconds]
rohitksingh has joined #litex
<Claude> _florent_: yipieeee!
<Claude> __ _ __ _ __
<Claude> / / (_) /____ | |/_/
<Claude> (c) Copyright 2012-2019 Enjoy-Digital
<Claude> /____/_/\__/\__/_/|_|
Claude has quit [Excess Flood]
<Claude> / /__/ / __/ -_)> <
Claude has joined #litex
<Claude> ups! sorry for spam, should have come trough as pastebin
<_florent_> Claude: great, that was fast :)
<Claude> thanks, i'm totally blown away btw :) this all is by far the most pleasant fpga expirence since a very long time for me
* Claude should have changed the baudrate .. uploading the prebuild linux image takes ages at 115200
sajattack has quit [Remote host closed the connection]
<rvense> Claude: is that... an ecp5 in a pcmcia card!?
<Claude> Yes
<rvense> very cool. do you have a particular usage in mind?
rohitksingh has quit [Ping timeout: 248 seconds]
<Claude> Heh yes , actually it's a Amiga gfx card
<rvense> ah, the bus is fast enough for that?
rohitksingh has joined #litex
rohitksingh has quit [Ping timeout: 260 seconds]
sajattack has joined #litex
<sajattack> so can anyone confirm if the default soc in litex-boards is supposed to echo serial?
<Claude> It did in my case sajattack
<sajattack> cool
<sajattack> did you figure out ddr3?
<Claude> rvense: its not much bandwidth (from the Amiga CPU to pcmcia it's just 9mbyte/s) , but for the usual amiga-ish stuff it's plenty
<sajattack> Claude: did you figure out how to set up ddr3?
tpb has quit [Remote host closed the connection]
tpb has joined #litex