<sajattack>
I guess most of you are german time zone?
<Claude>
sajattack: morning . I took the versa_ecp5 target and adjusted that to my board
<sajattack>
hmm I guess it's a bit different for me since none of the existing altera boards have ddram afaik
<Claude>
Which board do you target ?
<sajattack>
de10 nano
<Claude>
Hmm the DDR is connected to the arm side/hps on that . Right
<sajattack>
it's both afaik
<sajattack>
not really sure
<sajattack>
I know usb and ethernet is directly connected to the hps and only the hps
<sajattack>
but I thought ddram was shared
<Claude>
Iirc there is an article on the altera wiki how to map the hps to the FPGA side
<Claude>
But hps is , as far as I know, a hard macro ddr3 control
<Claude>
Controller
<sajattack>
let me check something
<sajattack>
yeah it looks like you might be right
<sajattack>
any idea how I get memory for linux-on-litex-vexriscv then?
<sajattack>
I'm a bit confused why the de10 manual would list the pins for the ddr3 if it's only connected to hps
<Claude>
I think you need an axi wrapper , accessing the hps bridge from the FPGA side
<Claude>
But not really sure, never did anything with the SoC cyclone 5 . Only with the regular variant
<sajattack>
sounds over my head
<Claude>
You might can get some inspiration from the "mister" project , afaik they use on the Amiga core the ddr3 as memory
<sajattack>
yeah they use it for genesis too
<sajattack>
I was checking if they had it assigned to pins like I do
<sajattack>
and they don't
_whitelogger has joined #litex
<sajattack>
I got distracted
_whitelogger has joined #litex
_franck_ has quit [Ping timeout: 272 seconds]
<Claude>
Yes at least for the Amiga core they access the ddr3 trough hps/axi . They added a sdram chip on a expansion board for the actual Amiga implementation because it latency of the DDR is too high
<sajattack>
yes
<sajattack>
I have a mister sdram board but I don't want to put it in my pr because it's not part of the board
<sajattack>
but I'm not sure I can shoehorn hps ddr3 in either
rohitksingh has joined #litex
rohitksingh has quit [Ping timeout: 260 seconds]
rohitksingh has joined #litex
<gruetzkopf>
Claude: where are you getting pcmcia card cases these days? ( also: a600, right ?)
<Claude>
gruetzkopf: a friend got me some from China
<Claude>
Still need to figure out how to get more of them :)
<gruetzkopf>
i have a local source for slots that has like 750 pcb mount connectors and 10k card slots in stock for 0.14€/pair
<gruetzkopf>
widest tape of parts i've seen so far
<gruetzkopf>
but nothing for card cases
_franck_ has joined #litex
<Claude>
pollin :)
<gruetzkopf>
;)
<gruetzkopf>
but both that and the female connector are easily found on alibaba, the metal case isn't :(
<Claude>
yes my buddy in china had to hunt for it as well
<Claude>
hmmmmm
<Claude>
is there a way to set unused IOs on a ECP5 into e.g. input mode ?
<daveshah>
They default to input with a pull down. There is no setting to change this in Trellis atm
<Claude>
ok thats perfect then for me, was just not sure what value/direction they have
<daveshah>
This should also be the case even if no bitstream is loaded
freemint has joined #litex
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined #litex
freemint has quit [Ping timeout: 245 seconds]
anuejn has joined #litex
st-gourichon-f has quit [Ping timeout: 260 seconds]
freemint has joined #litex
freemint has quit [Ping timeout: 245 seconds]
st-gourichon-fid has joined #litex
Xiretza has joined #litex
miek has joined #litex
freemint has joined #litex
freemint has quit [Remote host closed the connection]
freemint has joined #litex
freemint has quit [Ping timeout: 260 seconds]
rohitksingh has quit [Ping timeout: 260 seconds]
_franck_ is now known as franck
franck is now known as _franck_
sajattack has quit [Remote host closed the connection]