powergraphic[m] has quit [Ping timeout: 240 seconds]
zyp has joined #litex
krickit has joined #litex
<krickit>
hello everybody
<krickit>
i loaded risc-v in my board and it commands led.
<krickit>
now, i want to change order or blinking led
<krickit>
which file i have to change?
CarlFK[m] has joined #litex
powergraphic[m] has joined #litex
<Claude>
Hmm could anyone confirm that lite-pcie isn't currently working on ecp5 ? I somehow was under impression that I saw it working on ecp5 in a tweet some time ago. But now when checking litepcie GitHub I can only find xilinx Phys . Asking because I'm in the process designing a board which needs to have pcie
<daveshah>
Currently, litepcie can only use the Xilinx hard IP PHY
<Claude>
Ok so a artix7 35 is a good candidate ?
<daveshah>
Degi is working on https://github.com/ECP5-PCIe which could eventually plug in to the litepcie infrastructure
<daveshah>
I think so, but better check with _florent_ that it would be big enough
<Claude>
Ok thanks a lot on the confirmation on ecp5 daveshah
<krickit>
daveshah can you help also me?
<krickit>
'=D
<daveshah>
I don't know. The default LiteX environment doesn't use the CPU to blink the LED, it is a separate piece of standalone gateware
<krickit>
ok, so i want to understand how to give commands to litex for complete simple operations
<krickit>
what can i do?
powergraphic[m] has quit [Quit: Bridge terminating on SIGTERM]
CarlFK[m] has quit [Quit: Bridge terminating on SIGTERM]
<krickit>
a simple operation like a sum for example
<somlo>
krickit: one more (non-authoritative) data point -- you could look in your build directory under `software/include/generated/csr.h`, there will be `leds_out_[read|write]()` functions; if you add some calls to them from the bare-metal bios that is also built into the bitstream, can you get anything interesting to happen?
CarlFK[m] has joined #litex
leons has joined #litex
disasm[m] has joined #litex
mibus[m] has joined #litex
sajattack[m] has joined #litex
powergraphic[m] has joined #litex
<krickit>
somlo I can try. Unfortunately I am now starting to understand how this RiscV works and I am knowledge on the basics is very low
<krickit>
i don't know, for example, how to use the software folder after load bitstream in my fpga
kgugala_ has joined #litex
kgugala__ has joined #litex
kgugala has quit [Ping timeout: 256 seconds]
kgugala_ has quit [Ping timeout: 272 seconds]
<somlo>
krickit: it's mostly just for reference, once bitstream is built (i.e., for knowing what addresses the various MMIO a.k.a. CSR registers are located at)
<somlo>
that's why I recommended trying to modify the litex/soc/software/bios/... sources *before* you build the bitstream, as that software will be incorporated into the "rom" that's part of the bitstream, and runs on the SoC once it's programmed
<somlo>
alternatively, you use that knowledge from whatever software is loaded by the bios, from microSD, or via tftp, or (lately) via liteSATA
<somlo>
e.g., from a linux kernel driver, or even by reading/writing "memory" pointers from userspace once the kernel is loaded
<somlo>
but (IMHO) the easiest first step to figuring out what reads/writes to/from the LED MMIO register(s) do is to try them as part of the bare-metal bios that's incorporated into the bitstream itself, that way you won't have to deal with loading additional software just to find out
peeps[zen] has joined #litex
peepsalot has quit [Ping timeout: 260 seconds]
krickit has quit [Remote host closed the connection]
FFY00 has quit [Read error: Connection reset by peer]